Preferred Device

Power MOSFET 55 Amps, 60 Volts N-Channel D²PAK

This Power MOSFET is designed to withstand high energy in the avalanche mode and switch efficiently. This high energy device also offers a drain-to-source diode with fast recovery time. Designed for high voltage, high speed switching applications in power supplies, PWM motor controls and other inductive loads, the avalanche energy capability is specified to eliminate the guesswork in designs where inductive loads are switched and offer additional safety margin against unexpected voltage transients.

- Avalanche Energy Capability Specified at Elevated Temperature
- Source-to-Drain Diode Recovery Time Comparable to a Discrete Fast Recovery Diode
- Low Stored Gate Charge for Efficient Switching
- Internal Source-to-Drain Diode Designed to Replace External Zener Transient Suppressor-Absorbs High Energy in the Avalanche Mode
- ESD Protected. Designed to Typically Withstand 400 V Machine Model and 4000 V Human Body Model.

MAXIMUM RATINGS ($T_J = 25^{\circ}C$ unless otherwise noted)

Rating	Symbol Value		Unit				
Drain-to-Source Voltage	V _{DSS}	60	Vdc				
Drain-to-Gate Voltage ($R_{GS} = 1.0 M\Omega$)	V _{DGR}	60	Vdc				
Gate–to–Source Voltage – Continuous – Non–Repetitive (t _p ≤ 10 ms)	V _{GS} V _{GSM}	±20 ±40	Vdc Vpk				
Drain Current – Continuous @ T _C = 25°C – Continuous @ T _C = 100°C – Single Pulse (t _p ≤ 10 μs)	ID ID IDM	55 35.5 165	Adc Apk				
Total Power Dissipation @ T _C = 25°C Derate above 25°C Total Power Dissipation @ T _A = 25°C (Note 1.)	CPD OR	113 0.91 2.5	Watts W/°C				
Operating and Storage Temperature Range	T _J , T _{stg}	– 55 to 150	°C				
$ Single Pulse Drain-to-Source Avalanche \\ Energy - Starting T_J = 25^{\circ}C \\ (V_{DD} = 25 \text{ Vdc}, V_{DS} = 60 \text{ Vdc}, \\ V_{GS} = 10 \text{ Vdc}, \text{ Peak I}_L = 55 \text{ Apk}, \\ L = 0.3 \text{ mH}, R_G = 25 \Omega) $	E _{AS}	454	mJ				
Thermal Resistance – Junction to Case – Junction to Ambient – Junction to Ambient (Note 1.)	R _{θJC} R _{θJC} R _{θJA}	1.1 62.5 50	°C/W				
Maximum Lead Temperature for Soldering Purposes, 1/8" from case for 10 seconds	ΤL	260	°C				



ON Semiconductor™

http://onsemi.com


55 AMPERES 60 VOLTS R_{DS(on)} = 18 mΩ

N-Channel

D



MARKING DIAGRAM & PIN ASSIGNMENT



ORDERING INFORMATION

Device	Package	Shipping		
MTB55N06Z	D ² PAK	50 Units/Rail		
MTB55N06ZT4	D ² PAK	800/Tape & Reel		


1. When surface mounted to an FR4 board using the minimum recommended pad size.


Preferred devices are recommended choices for future use and best overall value.


ELECTRICAL CHARACTERISTICS (T_C = 25° C unless otherwise noted)

Characteristic	Symbol	Min	Тур	Max	Unit
OFF CHARACTERISTICS					
Drain-to-Source Breakdown Voltage $(Cpk \ge 2.0)$	V _{(BR)DSS}				Vdc
$(V_{GS} = 0 \text{ Vdc}, I_D = 250 \mu \text{Adc})$ Temperature Coefficient (Positive)		60 -	- 53	-	mV/°C
Zero Gate Voltage Drain Current	I _{DSS}				μAdc
(V _{DS} = 60 Vdc, V _{GS} = 0 Vdc) (V _{DS} = 60 Vdc, V _{GS} = 0 Vdc, T _J = 125°C)		-		1.0 10	
Gate-Body Leakage Current ($V_{GS} = \pm 20$ Vdc, $V_{DS} = 0$ Vdc)	I _{GSS}	-	-	100	nAdc
ON CHARACTERISTICS (Note 1)					
	V _{GS(th)}	2.0	3.0 6.0	4.0	Vdc mV/°C
$ Static Drain-to-Source On-Resistance (Cpk \ge 2.0) \\ (V_{GS} = 10 \ Vdc, \ I_D = 27.5 \ Adc) $	R _{DS(on)}	-	14	18	mΩ
$\label{eq:constraint} \begin{array}{l} \text{Drain-to-Source On-Voltage (V}_{\text{GS}} = 10 \text{ Vdc}) \\ (I_{\text{D}} = 55 \text{ Adc}) \\ (I_{\text{D}} = 27.5 \text{ Adc}, \text{ T}_{\text{J}} = 125^{\circ}\text{C}) \end{array}$	V _{DS(on)}		0.825 0.74	1.2 1.0	Vdc
Forward Transconductance (V _{DS} = 4.0 Vdc, I _D = 27.5 Adc)	9 _{FS}	12	15	-	Mhos
DYNAMIC CHARACTERISTICS			V.0		
Input Capacitance	C _{iss}	0	1390	1950	pF
Output Capacitance $(V_{DS} = 25 \text{ Vdc}, V_{GS} = 0 \text{ Vdc}, f = 1.0 \text{ MHz})$	C _{oss}		520	730	
Transfer Capacitance	C _{rss}		119	238	-
SWITCHING CHARACTERISTICS (Note 2)	5	0			
Turn-On Delay Time	t _{d(on)}	-	27	54	ns
Rise Time (V _{DD} = 30 Vdc, I _D = 55 Adc,	to	-	157	314	-
Turn-Off Delay Time $V_{GS(on)} = 10 \text{ Vdc},$ $R_G = 9.1 \Omega)$	t _{d(off)}	_	116	232	-
Fall Time	t _f	-	126	252	-
Gate Charge	QT	_	40	56	nC
(See Figure 8) $(V_{DS} = 48 \text{ Vdc}, I_D = 55 \text{ Adc},$	Q ₁	-	7.0	_	-
$V_{GS} = 10 \text{ Vdc}$	Q ₂	_	18	-	-
	 Q ₃	_	15	_	-
SOURCE-DRAIN DIODE CHARACTERISTICS					
	V _{SD}				Vdc
$(I_{S} = 55 \text{ Adc}, V_{GS} = 0 \text{ Vdc})$ $(I_{S} = 55 \text{ Adc}, V_{GS} = 0 \text{ Vdc}, T_{J} = 125^{\circ}\text{C})$			0.93 0.82	1.1 -	
Reverse Recovery Time	t _{rr}	-	57	-	ns
	t _a	-	32	-	
(I _S = 55 Adc, V _{GS} = 0 Vdc, dI _S /dt = 100 A/µs)	t _b	-	25	-	
Reverse Recovery Stored Charge	Q _{RR}	_	0.11	_	μC
	<u>.</u>	<u>.</u>			
Internal Drain Inductance	LD				nH
(Measured from contact screw on tab to center of die) (Measured from drain lead 0.25" from package to center of die)			3.5 4.5	-	
Internal Source Inductance	L _S	1			1

2. Switching characteristics are independent of operating junction temperature.








PACKAGE DIMENSIONS

D²PAK CASE 418B-03 ISSUE D



ON Semiconductor and use registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death agsociated with such unintended or unauthorized use payers that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunit//Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com N. American Technical Support: 800–282–9855 Toll Free USA/Canada Europe, Middle East and Africa Technical Support:

Phone: 421 33 790 2910 Japan Customer Focus Center Phone: 81–3–5773–3850 ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative