SN74LS600A, SN74LS601A, SN74LS603A MEMORY REFRESH CONTROLLERS

SN74LS'... DW OR N PACKAGE

D2547, JANUARY 1981 - REVISED MARCH 1988

Controls Refresh Cycle of 4K, 16K, and 64K Dynamic RAMs

- Creates Static RAM Appearance
- Choice of Transparent, Cycle Steal, or Burst Refresh Modes
- 3-State Outputs Drive Bus Lines Directly
- Critical Times Are User RC-Programmable to Optimize System Performance

(TOP VIEW)						
BUSY [1	U20] ∨cc			
A0 🗆	2	19	RC BURST			
A1 [3	18	SEE TABLE			
A2 🗍	4	17	SEE TABLE			
АЗ 🗌	5	16	HOLD			
A4 [6	15	RAS			
A5 🗍	7	14	REF REQ2			
A6 🛚	8	13	REF REQ1			
SEE TABLE 📙	9	12	RC RAS LO			
GND 🗍	10	11	RC RAS HI			
FOR CHIP CARRIER INFORMATION						

CONTACT THE FACTORY

SELECTION TABLE

DEVICE	REFRESH MODES	MEMORY SIZE	PIN ASSIGNMENTS				
DEVICE	NEFREST MODES	MEMONT SIZE	PIN 9	PIN 17	PIN 18		
1.S600A	Transparent, Burst	4K or 16K	4K/18K	LATCHED RCO	RESET LATCHED RCO		
'LS601A	Transparent, Burst	64K	A7	LATCHED RCO	RESET LATCHED RCO		
'L\$603A	Cycle Steal, Burst	64K	A7	READY	RC CYCLE STEAL		

description

The 'LS600A, 'LS601A, and 'LS603A memory refresh controllers contain one 8-bit synchronous counter, nine 3-state buffer drivers, four RC-controlled multivibrators, and other control circuitry on a single monolithic chip. These devices are designed to provide RAS-only refresh on 4K, 16K, and 64K dynamic RAMs. The 'LS600A and 'LS601A provide transparent refresh while the 'LS603A provides cycle-steal refresh. In addition, a burst-mode timer is provided to warm the CPU that the maximum allowable refresh time is about to be violated.

operating modes


In the transparent refresh mode ('LS600A or 'LS601A), row-refresh cycles occur only during inactive CPU-memory times. In most cases the entire memory refresh sequence can be completed "transparently" without interrupting CPU operations. During idle CPU-memory periods, the REF REQ pins should be taken high so as many rows as possible can be refreshed. A low from BUSY will signal the CPU to wait until the end of that current row refresh before reinstating operations. If all row addresses have been refreshed before the burst-mode timer expires, the burst-mode timer will reset.

If the maximum allowable refresh time of the dynamic RAM is about to be exceeded, the burst mode timer will expire causing the $\overline{\text{HOLD}}$ pin to go low. This signals the CPU that a burst-mode refresh is mandatory and the burst-mode refresh will be accomplished when the CPU takes the REF REQ pins high. To ensure that all rows are refreshed, the address counter is reset to zero whenever the burst-mode timer expires. After the last row has been refreshed, the $\overline{\text{HOLD}}$ pin will return high, and the burst-mode timer will reset. The CPU can then return to normal transparent operation.

A LATCHED RCO output pin is also provided on the 'LS600A and 'LS601A to detect when the last row has been refreshed. Upon seeing a RCO from the address counter, the LATCHED RCO output will be set high. This latch is reset by providing a high-going pulse on the RESET LATCHED RCO input.

In the cycle-steal refresh mode (*LS603A), refreshing is accomplished by dividing the safe refresh time into equal segments and refreshing one row in each segment. The segment time is programmed via the RC CYCLE STEAL input and will produce a low level on the READY output at the end of each segment period. This indicates to the CPU to suspend operations for one memory cycle for a row refresh. In effect it "steals" one memory cycle from the CPU. After the CPU recognizes the cycle-steal signal from the READY output, it must take both REF REQ pins high. These devices will then refresh one row and return control back to the CPU by taking READY high. The burst-mode timer is also provided to prevent exceeding the maximum allowable refresh time, and operates in the same manner as in the 'LS600A and 'LS601A. In applications where the burst-mode timer is not required, it can be disabled by connecting the RC Burst input to ground.

Texas Instruments



Pin numbers shown are for DW and N packages.


RC BURST (19)

RESET (18)



(16) HOLD

(17) LATCHED




Pin numbers shown are for DW and N packages.

PIN FUNCTION TABLE

PIN	PIN NAME	FUNCTIONAL DESCRIPTION
1	BUSY	Active output indicates to the CPU that a refresh cycle is in progress.
16	HOLD	Active output should be a priority interrupt to the CPU for emergency burst refresh.
15	RAS	3-state output row address strobe.
11	RC RAS HI	Timing node for high-level portion of RAS. See Note 1.
12	RC RAS LO	Timing node for low-level portion of RAS. See Note 1.
2-8	A0 thru A6	3-state output row address lines.
9	A7	MSB row address line for 'LS601A and 'LS603A (64K-bit memory controllers).
	 2' 	A high input level disables the A5 row address line for 'LS600A. (The high-level
9	4K/16K	input makes the count chain 5 bits long while the low-level makes the count chain
	48/108	6 bits long.)
17	READY	Interrupt to CPU for cycle steal refresh ('LS603A).
17	LATCHED RCO	Normally high-level, will latch low upon RCO of counter ('LS600A or 'LS601A).
18	RC CYCLE STEAL	Timing node that controls the READY output ('LS603A). See Note 1.
18	RESET LATCHED	Normally high-level, when pulsed low the LATCHED RCO output will be reset ('LS600A and
10	RCO	(LS601A).
19	RC BURST	Timing node for burst refresh. See Note 1.
13.	REF REQ1,	High level on both pins starts and continues row refresh. Low on either pin inhibits refresh.
14	REF REQ2	High level on both pins starts and continues for ferroam and the ferroam and t
20, 10	V _{CC} , GND	5-V power supply and network ground pins.

NOTE 1: All timing nodes require a resistor to V_{CC} and a capacitor to GND.

schematics of inputs and outputs



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 2)	7 V
Supply voltage, VCC (see Note 2/	7 V
Input voltage	5 5 V
- mag	0.0
Operating free-air temperature range	150°C
Operating free-air temperature range — 65 °C to 1 Storage temperature range — 65 °C to 1	

NOTE 2: Voltage values are with respect to network ground terminal.



recommended operating conditions

		MIN	NOM	MAX	UNIT	
Supply voltage, V _{CC}			5	5.25	V	
think lavet and a command to	A, RAS			- 2.6	mA	
High-level output current, IOH	All others			-400	μА	
Law law law and automate automate law	A, RAS			24	T_,	
Low-level output current, IOL	All others			8	mA	
Duration or RAS output pulse †	High, tSHSL	75			ns	
	Low, tSLSH	75				
Duration of RESET LATCHED RCO pu	35			ns		
Duration of REF REQ pulse during CY	CLE STEAL operation, tQHQL	20			ns	
Francisco D	RC RAS LO, RC RAS HI	1		6	kΩ	
External timing resistor, Rext	RC BURST, RC CYCLE STEAL	1		1000] K1/	
Operating free-air temperature, TA	,	0		70	°C	

[†]Maximum operating frequency for the address counter corresponds to its minimum period, which is the sum of tw(RAS-H) min and tw(RAS-L) min.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS		MIN	TYP [‡]	MAX	UNIT	
VIH	High-level input volta	ge			2			V
VIL	Low-level input volta	ge					0.8	V
VIK	Input clamp voltage		V _{CC} = 4.75 V, I _I	= -1.8 mA			- 1.5	
Voн	High-level output voltage	A,RAS	$V_{CC} = 4.75 \text{ V},$ $V_{IH} = 2 \text{ V},$ $V_{II} = 0.8 \text{ V}$	I _{OH} = -2.6 mA I _{OH} = -400 μA	2.4	2.9		v
	Low-level output	A, RAS	V _{CC} = 4.75 V,	I _{OL} = 12 mA I _{OL} = 24 mA		0.25	0.4	V
VOL	voltage	All Others	V _{IH} = 2 V, V _{IL} = 0.8 V	I _{OL} = 4 mA		0.25 0.35	0.4 0.5	<u> </u>
Гохн	Off-state output current, high-level voltage applied	A. RAS	V _{CC} = 5.25 V REF REQ at	V _O = 2.7 V			20	μА
lozL	Off-state output current, low-level voltage applied	A, NAS	V _{IL} = 0.8 V	V _O = 0.4 V			20	μΑ
4	Input current at maxi	mum	V _{CC} = 5.25 V,	V _I = 7 V			0.1	mA
ЧН	High-level input curre	ent	$V_{CC} = 5.25 V$,	V _I = 2.7 V			20	μΑ
İL	Low-level input curre	nt	$V_{CC} = 5.25 \text{ V},$	V ₁ = 0.4 V			-0.4	mA
los	Short-circuit output current§	A,RAS All others	V _{CC} = 5.25 V		- 30 20		- 130 - 100	mA
lcc	Supply current		V _{CC} = 5.25 V, RC REF REQ at O V	RAS LO and		50	85	mA

 $^{^{\}ddagger}$ All typical values are at V_{CC} = 5 V, T_A = 25 °C.



[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

switching characteristics, V_{CC} = 5 V, T_A = 25 °C, see note 3

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	REF REQ1	BUSY			30	45	ns
tOHBL	RAS:	BUSY	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$		245	300	ns
tSLBH '			000 -F B - 6670		47	70	ns
^t QHSV	REF REQ!	RAS	$C_{L} = 320 \text{ pF}, R_{L} = 667\Omega$			300	ns
tshsz†	RASt	RAS	$C_L = 5 pF, R_L = 667\Omega$		245		-
tQHAV	REF REQ!	ADDRESS	$C_L = 160 \text{ pF}, R_L = 667\Omega$		38	65	ns
tSHAZ T	RASI	ADDRESS	$C_L = 5 pF, R_L = 667\Omega$		245	300	ns
SHAZ	RESET LATCHED	LATCHED	$C_L = 15 \text{ pF}, R_L = 2 \text{ k}\Omega$		37	55	ns
†RHCL	RCO1	RCO					├
tSHYH	RAST	READY			64	85	ns
	RASI	RAS			210		ns
tSLSH*	RASI	RAS	$C_L = 320 \text{ pF, } R_L = 667\Omega$		245		ns
tshsl.	HOLDI	HOLD			3.56		m
tDHDL3	1		$ C_L = 15 pF, R_L = 2 k\Omega$		27		μ8
tyl yl	READY	READY			- 21		

2

TTL Devices

†Depends on RC network at pin 11 (4 kΩ, 200 pF used for testing).

[‡]Dependes on RC network at pin 12 (4 kΩ, 200 pF used for testing).

§Depends on RC network at pin 19 (680 k Ω , 0.022 μF used for testing).

\$\$ Depends on RC network at pin 18 (10 k\(\Omega\), 0.01 \$\$ \$\$ \mu\$ used for testing). NOTE 3: Load circuits and voltage waveforms are shown in Section 1.

explanation of letter symbols

This data sheet uses a new type of letter symbol to describe time intervals. The format is:

tAB-CD

where:

subscripts A and C indicate the names of the signals for which changes of state or level or establishment of state or level constitute signal events assumed to occur first and last, respectively, that is, at the beginning and end of the time interval.

Subscripts B and D indicate the direction of the transitions and/or the final states or levels of the signals represented by A and C, respectively. One or two of the following is used:

H = high or transition to high

L = low or transition to low

V = a valid steady-state level


X = unknown, changing, or "don't care" level

Z = high-impedance (off) state.

The hyphen between the B and C subscripts is omitted when no confusion is likely to occur. For these letter symbols on this data sheet, the signal names are further abbreviated as follows:

SIGNAL NAME	A or C SUBSCRIPT
BUSY	В
HOLD	D
RAS	s
A0 - A7	Α
READY	Y
LATCHED RCO	С
RESET LATCHED RCO	R
REF REQ	Q







^{*} During testing, an 'LS04 is used to invert HOLD to provide the REF REQ input.

FIGURE 3 - BURST MODE REFRESH



TYPICAL CHARACTERISTICS








FIGURE 6

