



Obsolescence Notice

This product is obsolete.

This information is available for your convenience only.

For more information on Zarlink's obsolete products and replacement product lists, please visit http://products.zarlink.com/obsolete_products/

The MV1442, along with other devices in the Zarlink 2Mbit PCM signalling series comprise a group of circuits which will perform the common channel signalling and error detection functions for a 2.048Mbit PCM transmission link operating in accordance with the appropriate CCITT recommendations. The circuits are fabricated in CMOS and operate from a single +5V supply with all inputs and outputs being TTL compatible.

The MV1442 is an encoder/decoder for the HDB3 pseudo-ternary transmission code, described in Annex A of CCITT Recommendation G.703. The device encodes and decodes simultaneously and asynchronously. Error monitoring functions are provided to detect violations of the HDB3 coding, all ones detection and loss of input (all zeros detection). In addition a loop back function is provided for terminal testing. The MV1442 may be selected to function in either internal or external clock recovery modes. Internal clock recovery mode may be selected for either 1.544MHz or 2.048MHz operation and in this mode an external 16.384MHz crystal (12.352MHz for 1.544MHz operation) is required. External clock recovery mode may be selected for 1.544MHz, 2.048MHz or 8.448MHz operation.

Features

- On-chip Digital Clock Regenerator
- HDB3 Encoding and Decoding to CCITT Recommendation G.703
- Asynchronous Operation
- Simultaneous Encoding and Decoding
- Clock Recovery Signal allows Off-chip Clock Regeneration
- Loop Back Control
- HDB3 Error Monitor
- 'All Ones' Error Monitor
- Loss of Input Alarm
- Low Power Operation
- 2.048MHz or 1.544MHz Operation in External or Internal Clock Recovery mode
- 8.448MHz Operation in External Clock Recovery mode

Ordering Information
MV1442/IG/DPAS DIL plastic package
MV1442/IG/MPES Miniature plastic package
MV1442/IG/MPEG Miniature plastic (tape and reel)




Figure 1 - Pin connections – top view

Absolute Maximum Ratings

V _{DD}	-0.5V to +7V
Inputs	V _{DD} -0.5V to GND -0.5V
Outputs	V _{DD} -0.5V to GND -0.5V
Storage temperature	-55°C to +125°C




Figure 2 - Block diagram

Functional Descriptions

High Density Bipolar 3 (HDB3) is a pseudo-ternary transmission code in which the number of consecutive zeros which may occur is restricted to three to allow adequate clock recovery at the receiver. In any sequence of four consecutive binary zeros the last zero is substituted by a mark of the same polarity as the previous mark, thus breaking the Alternate Mark Inversion (AMI) code. This mark is termed a violation. In addition, the first zero may also be substituted by a mark if the last mark and last violation are of the same polarity. This mark does not violate the AMI code and ensures that successive violations alternate in polarity and as such introduce no DC component to the HDB3 signal.

The MV1442 consists of three main blocks: the HDB3 Encoder, the HDB3 Decoder and the Clock Regenerator. The function of each block is now described separately.

HDB3 Encoder

The HDB3 Encoder is responsible for converting the incoming NRZ data into pseudo-ternary form for transmission over a PCM link. This conversion is carried out in accordance with the HDB3 coding laws specified in CCITT Recommendation G. 703. The data to be encoded is input on the NRZ DATA IN pin and the encoding process is synchronised to the clock signal being input on the ENCODER CLOCK pin. The two TXD outputs TXD1 and TXD2 represent the HDB3 data in pseudo-ternary form. If a mark is to be transmitted, the output goes high after the rising edge of the clock. The length of the pulse is set by the positive clock pulse width. The timing diagram of the HDB3 Encoder is shown in Figure 3.

HDB3 Decoder

The HDB3 Decoder is responsible for decoding the HDB3 pseudo-ternary data on its inputs RXD1 and RXD2 into NRZ form to be output on the NRZ DATA OUT pin. In addition to this, the decoder circuit provides three alarm outputs. The first of these alarms is DOUBLE VIOLATION. As its name suggests, a logic high on this output denotes that two successive violations have been received with the same polarity, thus violating the HDB3 coding laws. The second alarm, LOSS OF INPUT, is used to denote that 11 consecutive zeros have been received on the RXD inputs. The final alarm output is AIS (all ones). This alarm goes high if less than 3 decoded zeros have been detected in the preceding RESET AIS = 1 period (i.e. between RESET AIS = 0 pulses)

and as such this alarm can be used as an 'all ones' detector. The decoding process and all the alarm circuitry is synchronised to the clock signal being input to this block on the DECODER CLOCK pin. This clock signal may be asynchronous with the ENCODER CLOCK signal. The timing diagrams of the HDB3 Decoder and alarm circuitry are shown in Figures 4 to 7.

In addition to the normal mode of operation, a loop test mode is available for terminal testing. This mode is selected by taking the LOOP TEST ENABLE input high. In this mode the HDB3 encoded pseudo-ternary data outputs of the Encoder block are fed back as the inputs to the Decoder block, which in turn decodes this data and outputs it in NRZ form.

Clock Regenerator

The Clock Regenerator block has two possible modes of operation. With the MODE pin high, internal crystal controlled clock regeneration is selected, whereas with the MODE pin low external clock regeneration is selected using, for example, a tuned circuit.

In external clock regeneration mode, a logically ORed version of the HDB3 data, from the RXD inputs, is output to the external clock regeneration circuitry on the CRYSTAL OUT/CDR pin. The regenerated clock is then fed back into the MV1442 on the DECODER CLOCK pin. External clock regeneration may be used for operation with data rates of 1.544Mbits, 2.048Mbits or 8.448Mbits.

In internal clock regeneration mode, the logically ORed data is input to a digital regenerator which constantly resynchronises a divide-by-8 counter to the incoming data stream. The clock thus regenerated is output to the decoder circuitry and to any external circuitry on the DECODER CLOCK pin. A crystal of frequency 8 times the required data rate must be connected between the CRYSTAL IN and CRYSTAL OUT/CDR pins. Thus, the crystal frequency needs to be 16.384MHz or 12.352MHz for data rates of 2.048Mbits or 1.544Mbits respectively. Internal clock regeneration may not be used for operation at a data rate of 8.448Mbits.

The MV1442 is capable of withstanding up to 0.25UI of peak to peak input jitter at a jitter frequency of 2.048MHz without introducing errors into the decoded data. At lower jitter frequencies the MV1442 is capable of withstanding much larger values to peak to peak input jitter. In the

absence of input jitter the MV1442 will produce an output jitter waveform in the form of a sawtooth ramping between 0UI and 0.125UI. The period of this waveform will be dependent upon the difference in frequencies between the remote transmitter's clock and the crystal controlled clock of the MV1442.

The MV1442 was originally designed as a pin compatible replacement for the MV1441 with a much improved internal clock recovery circuit and allowing operation at 8.448MHz with external clock recovery selected.




Figure 3 - Encoder waveforms




Figure 4 - Decoder waveforms




Figure 5 - HDB3 double violation waveforms




Figure 6 - Loss of input waveforms




Figure 7 - AIS and $\overline{\text{RESET AIS}}$ waveforms

Pin	Signal name	Description
1	NRZ DATA IN	Input pin for data to be encoded into pseudo-ternary HDB3 form. This data is clocked into the Encoder block by the falling edge of ENCODER CLOCK.
2	ENCODER CLOCK	Clock input for the encoding of data on pin 1.
3	LOSS OF INPUT	Output from the loss of input circuit. This output goes high one clock period after the detection of eleven consecutive zeros on the decoder inputs. Any logic '1' at the input (RXD1 or RXD2=0) resets this count after a single clock period delay.
4	NRZ DATA OUT	NRZ data output obtained from the decoding of the pseudo-ternary inputs to the Decoder block.
5	DECODER CLOCK	Clock input to the Decoder block for decoding data on RXD1 and RXD2 or TXD1 and TXD2 in loop test mode. In internal clock regeneration mode, this pin is used to output the regenerated clock to external circuitry. In external clock regeneration, mode this pin is used to input the externally regenerated clock signal direct to the Decoder block.
6	$\overline{\text{RESET AIS}}$	Reset input to the decoded zero counter. A logic '0' on this input resets a decoded zero counter. It will also reset the AIS output to '0' provided 3 or more zeros have been decoded in the preceding $\overline{\text{RESET AIS}} = 1$ period or set AIS to 1 if less than 3 zeros have been decoded in the preceding $\overline{\text{RESET AIS}} = 1$ period. This may be used to indicate loss of timeslot zero. A logic '1' on this pin enables the decoded zero counter.
7	AIS	Output from AIS circuit (see description for pin 6).
8	MODE	Input pin for selection of clock regeneration mode. A logic high on this input selects internal crystal controlled clock regeneration while a logic low selects external clock regeneration.
9	GND	Digital ground 0V.

Table 1 - Pin descriptions

Contd...

Pin	Signal name	Description
10	CRYSTAL IN	Input to crystal oscillator amplifier when in internal clock regeneration mode with the crystal connected between pins 10 and 12. Alternatively this pin may be used as the 16384/12.352MHz input to the internal clock regeneration circuitry if one oscillator is shared between several decoders. This pin has no function when external clock regeneration is selected and should in that case be tied to GND.
11	DOUBLE VIOLATION	Output from the error detector circuit. This output goes high for one period of Decoder clock one period after the detection of an HDB3 violation of the same polarity as the previous HDB3 violation.
12	CRYSTAL OUT/CDR	In external clock regeneration mode, this pin is used to output the OR function of the two HDB3 inputs RXD1 and RXD2 (or TXD1 and TXD2) if loop test mode is selected; to an external clock regeneration circuit in internal clock regeneration mode. This is the output which forms the crystal oscillator with pin 10.
13	RXD1	HDB3 input to Decoder block. This input asynchronously latches the incoming HDB3 encoded data and is falling edge sensitive.
14	LOOP TEST ENABLE	Input pin for selection of normal or loop back operation. A logic '0' on this pin selects normal operation with encoder and decoder being independent and asynchronous. A logic '1' on this pin internally connects TXD1 to RXD1 and TXD2 to RXD2. Note that in loop back mode a decoder clock must be supplied (or regenerated from pin 12 along with the encoder clock.
15	RXD2	HDB3 input 2 to Decoder block. See pin 13 description.
16	TXD1	HDB3 encoded output from Encoder block. This output goes high after the rising edge of clock if a mark is to be transmitted. The length of the pulse is set by the positive clock pulse width.
17	TXD2	HDB3 encoded output 2. See pin 16 description.
18	V _{DD}	Digital supply voltage. 5V±10%.

Table 1 - Pin descriptions (continued)

Electrical Characteristics

T_{AMB} = -40°C to +85°C, V_{DD} = +5V±0.5V

These Characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

Static Characteristics

Characteristic	Symbol	Value			Units	Conditions
		Min.	Typ.	Max.		
Low level input voltage	V _{IL}	0		0.8	V	
High level input voltage	V _{IH}	2		V _{DD}	V	
Low level output voltage	V _{OL}			0.4	V	I _{SINK} = 2mA
High level output voltage	V _{OHT}	2.4			V	I _{SOURCE} = 2mA
	V _{OHC}	V _{DD} 21			V	I _{SOURCE} = 1mA
Input leakage current	I _{IN}	-10		+200	µA	V _{IN} = V _{DD} or GND
Supply current (note 1)	I _{DD}			15	mA	1.544/2.048MHz, with internal clock regeneration
				5	mA	1.544/2.048MHz, with external clock regeneration
				15	mA	8.448MHz operation
Input capacitance	C _{IN}		5		pF	All inputs
Output capacitance	C _{OUT}		5		pF	All outputs

NOTES

1. All supply currents are specified with outputs unloaded. These currents are not tested but are guaranteed by characterisation and a static current test.

MV1442

Electrical Characteristics

$T_{AMB} = 0^{\circ}\text{C}$ to $+70^{\circ}\text{C}$, $V_{DD} = +5\text{V}\pm 0.5\text{V}$

These Characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

Dynamic Characteristics

Characteristic	Symbol	Value			Units	Figure	Note
		Min.	Typ.	Max.			
Clock period	t_{CPF}	100			ns	8	
Clock rise/fall time	t_{CR}/t_{CF}			20	ns	8	
Clock high/low time	t_{CH}/t_{CL}	30			ns	8	
Encoder data setup time	t_{EDS}	10			ns	9	
Encoder data hold time	t_{EDH}	10			ns	9	
TXD1/TXD2 output propagation delay	t_{EPDR}/t_{EPDF}			45	ns	9	2
CDR propagation delay	t_{CPDR}/t_{CPDF}			40	ns	10	2
RXD1/RXD2 data setup time	t_{RS}	15			ns	10	
RXD1/RXD2 pulse width	t_{RW}	20			ns	10	
Decoder output propagation delay	t_{OPD}			45	ns	10	2, 3
RESET AIS hold off time	t_{RAHO}	10			ns	10	
RESET AIS pulse width	t_{RAW}	15			ns	10	
RESET AIS setup time	t_{EDH}	10			ns	10	
AIS output propagation delay	t_{APO}			45	ns	10	2

Electrical Characteristics

$T_{AMB} = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{DD} = +5\text{V}\pm 0.5\text{V}$

These Characteristics are guaranteed by either production test or design. They apply within the specified ambient temperature and supply voltage ranges unless otherwise stated.

Dynamic Characteristics

Characteristic	Symbol	Value			Units	Figure	Note
		Min.	Typ.	Max.			
Clock period	t_{CPF}	100			ns	8	
Clock rise/fall time	t_{CR}/t_{CF}			20	ns	8	
Clock high/low time	t_{CH}/t_{CL}	35			ns	8	
Encoder data setup time	t_{EDS}	20			ns	9	
Encoder data hold time	t_{EDH}	20			ns	9	
TXD1/TXD2 output propagation delay	t_{EPDR}/t_{EPDF}			50	ns	9	2
CDR propagation delay	t_{CPDR}/t_{CPDF}			45	ns	10	2
RXD1/RXD2 data setup time	t_{RS}	20			ns	10	
RXD1/RXD2 pulse width	t_{RW}	25			ns	10	
Decoder output propagation delay	t_{OPD}			50	ns	10	2,3
RESET AIS hold off time	t_{RAHO}	15			ns	10	
RESET AIS pulse width	t_{RAW}	20			ns	10	
RESET AIS setup time	t_{EDH}	15			ns	10	
AIS output propagation delay	t_{APO}			55	ns	10	2

NOTES

2. All propagation delays are measured with the relevant output loaded with a 50pF capacitor.
3. t_{OPD} applies to outputs NRZ DATA OUT, LOSS OF INPUT and DOUBLE VIOLATION but does not apply to AIS.




Figure 8 - Clock timing parameters




Figure 9 - Encoder timing parameters








Figure 10 - Decoder timing parameters



End lead at 4 corners



Notes:

1. Leadframe Material: Copper
2. Leadframe finish: Solder Plate
3. Dimensions D, D1 & E1 do not include mould flash or protrusions.
4. Dimensions E & eA are measured with leads constrained to be perpendicular to datum --- C ---
5. Dimensions eB & eC are measured with the leads unconstrained
6. Controlling dimensions are Inches. Millimeter conversions are not necessarily exact.
7. N is the maximum of terminal positions.

	Min mm	Max mm	Min Inches	Max Inches
A		5.33		0.210
A1	0.38		0.015	
A2	2.92	4.95	0.115	0.195
b	0.36	0.56	0.014	0.022
b2	1.14	1.78	0.045	0.070
b3	n/a	n/a	n/a	n/a
c	0.20	0.36	0.008	0.014
D	22.35	23.37	0.880	0.920
D1	0.13		0.005	
E	7.62	8.26	0.300	0.325
E1	6.10	7.11	0.240	0.280
e	2.54 BSC		0.100 BSC	
eA	7.62 BSC		0.300 BSC	
eB		10.92		0.430
eC	0.00	1.52	0.000	0.060
L	2.92	3.81	0.115	0.150
N	18		18	
Conforms to Jeduc MS-001AC Issue D				

This drawing supersedes:-
 Lincoln drawing # XG489
 Oldham drawing # TD/D 634
 Roborough/Swindon drawing # 418/ED/39502/004


ORIGINATING SITE: Swindon

ISSUE	1				
ACN	202563				
DATE	9JUN97				
APPROVED					

Title:
18 Lead Plastic DIP Outline Drawing

Drawing Number

GPD00348



Symbol	Control Dimensions in millimetres			Altern. Dimensions in inches		
	MIN	Nominal	MAX	MIN	Nominal	MAX
A	2.35		2.65	0.093		0.104
A1	0.10		0.30	0.004		0.012
A2	2.25		2.35	0.089		0.092
D	11.35		11.75	0.447		0.463
H	10.00		10.65	0.394		0.419
E	7.40		7.60	0.291		0.299
L	0.40		1.27	0.016		0.050
e	1.27 BSC.			0.050 BSC.		
b	0.33		0.51	0.013		0.020
c	0.23		0.32	0.009		0.013
θ	0°		8°	0°		8°
h	0.25		0.75	0.010		0.029
Pin features						
N	18					
Conforms to JEDEC MS-013AB Iss. C						

Notes:

1. The chamfer on the body is optional. If it not present, a visual index feature, e.g. a dot, must be located within the cross-hatched area.
2. Controlling dimension are in millimeters.
3. Dimension D do not include mould flash, protusion or gate burrs. These shall not exceed 0.006" per side.
4. Dimension E1 do not include inter-lead flash or protusion. These shall not exceed 0.010" per side.
5. Dimension b does not include dambar protusion/intrusion. Allowable dambar protusion shall be 0.004" total in excess of b dimension.





ORIGINATING SITE: SWINDON

Title: Package Outline Drawing for
18 Ids SOIC(W)-0.300" Body Width (MP)

Drawing Number

GPD00014

ISSUE	1	2			
ACN	006746	201940			
DATE	7APR95	27FEB97			
APPROVED					



	Min mm	Max mm	Min Inches	Max Inches
A		5.33		0.210
A1	0.38		0.015	
A2	2.92	4.95	0.115	0.195
b	0.36	0.56	0.014	0.022
b2	1.14	1.78	0.045	0.070
b3	n/a	n/a	n/a	n/a
c	0.20	0.36	0.008	0.014
D	22.35	23.37	0.880	0.920
D1	0.13		0.005	
E	7.62	8.26	0.300	0.325
E1	6.10	7.11	0.240	0.280
e	2.54 BSC		0.100 BSC	
eA	7.62 BSC		0.300 BSC	
eB		10.92		0.430
eC	0.00	1.52	0.000	0.060
L	2.92	3.81	0.115	0.150
N		18		18
Conforms to Jedec MS-001AC Issue D				

Notes:

1. Leadframe Material: Copper
2. Leadframe finish: Solder Plate
3. Dimensions D, D1 & E1 do not include mould flash or protrusions.
4. Dimensions E & eA are measured with leads constrained to be perpendicular to datum --- C ---
5. Dimensions eB & eC are measured with the leads unconstrained
6. Controlling dimensions are Inches. Millimeter conversions are not necessarily exact.
7. N is the maximum of terminal positions.

This drawing supersedes: -
Plymouth/Swindon drawing # 418/ED/39502/004

© Zarlink Semiconductor 2002 All rights reserved.			
ISSUE	1	2	
ACN	202563	212483	
DATE	9Jun97	5Apr02	
APPRD.			



Previous package codes	DP / E
------------------------	--------

Package Code	DA
Package Outline for 18 Lead PDIP	
GPD00348	



**For more information about all Zarlink products
visit our Web Site at
www.zarlink.com**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I²C components conveys a licence under the Philips I²C Patent rights to use these components in and I²C System, provided that the system conforms to the I²C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

TECHNICAL DOCUMENTATION - NOT FOR RESALE
