

PAL20R8

24-Pin TTL Programmable Array Logic

The PAL20R8 Family (PAL20L8, PAL20R8, PAL20R6, PAL20R4) includes the PAL20R8-5 Series which is ideal for high-performance applications. The PAL20R8 Family is provided in the standard 24-pin DIP and 28-pin PLCC pinouts.

The devices provide user programmable logic for replacing conventional SSI/LSI gates and flip-flops at a reduced chip cost.

The family allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

Rochester Electronics	Quality Overview
Manufactured Components	• ISO-9001
Rochester branded components are	• AS9120 certification
manufactured using either die/wafers	• Qualified Manufacturers List (QML) MIL-PRF-35835
purchased from the original suppliers	• Class Q Military
or Rochester wafers recreated from the	• Class V Space Level
original IP. All re-creations are done with	• Qualified Suppliers List of Distributors (QSLD)
the approval of the Original Component	• Rochester is a critical supplier to DLA and
Manufacturer (OCM).	meets all industry and DLA standards.
Parts are tested using original factory	Rochester Electronics, LLC is committed to supplying
test programs or Rochester developed	products that satisfy customer expectations for
test solutions to guarantee product	quality and are equal to those originally supplied by
meets or exceeds the OCM data sheet.	industry manufacturers.

The original manufacturer's datasheet accompanying this document reflects the performance and specifications of the Rochester manufactured version of this device. Rochester Electronics guarantees the performance of its semiconductor products to the original OCM specifications. 'Typical' values are for reference purposes only. Certain minimum or maximum ratings may be based on product characterization, design, simulation, or sample testing.

FOR REFERENCE ONLY

COM'L: -5/7/B/B-2/A, 10/2

FINAL

PAL20R8 Family

24-Pin TTL Programmable Array Logic

DISTINCTIVE CHARACTERISTICS

- 5-ns propagation delay
- Popular 24-pin architectures: 20L8, 20R8, 20R6, 20R4
- Programmable replacement for high-speed TTL iogic

GENERAL DESCRIPTION

The PAL20R8 Family (PAL20L8, PAL20R8, PAL20R6, PAL20R4) includes the PAL20R8-5 Series which is ideal for high-performance applications. The PAL20R8 Family is provided in the standard 24-pin DIP and 28-pin PLCC pinouts.

The devices provide user programmable logic for replacing conventional SSI/LSI gates and flip-flops at a reduced chip cost.

The family allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

- Power-up reset for initialization
- Extensive third-party software and programmer support through FusionPLD partners

Advanced

Devices

■ 24-pin SKINNYDIP[®] and 28-pin PLCC packages save space

In addition, the PAL device provides the following options:

- Variable input/output pin ratio
- Programmable three-state outputs
- Registers with feedback

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Registers consist of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock. Unused input pins should be tied to Vcc or GND.

AMD's FusionPLD program allows PAL20R8 Family designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that thirdparty tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the PLD Software Reference Guide for certified development systems and the Programmer Reference Guide for approved programmers.


Device	Dedicated Inputs	Outputs	Product Terms/Output	Feedback	Enable
PAL20L8	14	6 comb. I/Os 2 comb. Outputs	7 7	I/O _	prog. prog.
PAL20R8	12	8 reg.	8	reg.	pin
PAL20R6	12	6 reg. 2 comb.	8 7	reg. I/O	pin prog.
PAL20R4	12	4 reg. 4 comb.	8 7	reg. I/O	pin prog.


PRODUCT SELECTOR GUIDE















. -----

BLOCK DIAGRAMS

---- . . .






PAL20R8 Family

CONNECTION DIAGRAMS

Top View

SKINNYDIP/FLATPACK



Note: Pin 1 is marked for orientation.

Note	20L8	20R8	20R6	20R4
1	lo	CLK	CLK	CLK
2	l13	ŌĒ	OE	OE
3	01	O1	I/O1	I/O1
4	I/O ₂	O2	O2	I/O2
5	I/O3	O3	O3	O3
6	1/04	O4	O4	O4
7	I/O5	O5	O5	O5
8	I/O6	O6	O6	O6
9	I/O7	07	07	1/07
10	O8	O8	I/Oa	I/O8


PIN DESIGNATIONS

CLK = Clo

- GND = Ground
- I = Input
- I/O = Input/Output
- NC = No Connect
- O = Output
- OE = Output Enable
- Vcc = Supply Voltage

PLCC/LCC


JEDEC: Applies to -5, -7, -10, B-2 Series Only



16490D-6


PLCC

Applies to B and A Series Only



LCC


Applies to B and A Series Only



ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations				
PAL20L8-5				
PAL20R8-5				
PAL20R6-5				
PAL20R4-5				
PAL20L8-10/2	PC, JC			
PAL20R8-10/2]			
PAL20R6-10/2]			
PAL20R4-10/2				
PAL20L8-7				
PAL20R8-7				
PAL20R6-7	PC, JC, DC			
PAL20R4-7]			


Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

Commercial Products (MMI Marking Only)

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations			
PAL20L8	B-2	CNS, CFN, CJS	
PAL20R8			
PAL20R6	В, А	CNS, CNL, CJS	
PAL20R4			

Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Note: Marked with MMI logo.

FUNCTIONAL DESCRIPTION

Standard 24-Pin PAL Family

The standard 24-pin PAL family is comprised of four different devices, including both registered and combinatorial devices. All parts are produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Using any of a number of development packages, these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.

Variable Input/Output Pin Ratio

The registered devices have twelve dedicated input lines, and each combinatorial output is an I/O pin. The PAL20L8 has fourteen dedicated input lines, and only six of the eight combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.

Programmable Three-State Outputs

Each output has a three-state output buffer with threestate control. On combinatorial outputs, a product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled. On registered outputs, an input pin controls the enabling of the three-state outputs.

Registers with Feedback

Registered outputs are provided for data storage and synchronization. Registers are composed of D-type flipflops that are loaded on the LOW-to-HIGH transition of the clock input.

Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL20R8 Family will be HIGH due to the active-low outputs. The V_{CC} rise must be monotonic and the reset delay time is 1000 ns maximum.

Register Preload

The register on the AMD marked 20R8, 20R6, and 20R4 devices can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Fuse


After programming and verification, a PAL20R8 Family design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is intact.

Quality and Testability


The PAL20R8 Family offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.

Technology

The PAL20R8-5, -7 and 10/2 are fabricated with AMD's oxide isolated process. The array connections are formed with highly reliable PtSi fuses. The PAL20R8B, B-2, and A series are fabricated with AMD's trench-isolated bipolar process. The array connections are formed with proven TiW fuses. These processes reduce parasitic capacitances and minimum geometries to provide higher performance.




²⁻¹³⁵



16490D-10


LOGIC DIAGRAM DIP (PLCC) Pinouts




PAL20R8 Family

2-137







Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage
DC Output or I/O Pin Voltage

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial	(C)	Devices
------------	-----	----------------

Ambient Temperature (T _A) Operating in Free Air	. 0°C to 75°C
Supply Voltage (Vcc) with Respect to Ground 4.	75 V to 5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	Ioн = -3.2 mA ViN = Viн or ViL Vcc = Min	2.4		v
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL Vcc = Min		0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		v
Vi∟	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	v
Vi	input Clamp Voltage	$l_{IN} = -18 \text{ mA}, \text{ Vcc} = \text{Min}$		-1.2	V
Ын	Input HIGH Current	VIN = 2.7 V, Vcc = Max (Note 2)		25	μA
- IIL	Input LOW Current	VIN = 0.4 V, Vcc = Max (Note 2)		-250	μA
	Maximum Input Current	VIN = 5.5 V, Vcc = Max		1	mA
ЮZH	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max VIN = VIH or VIL (Note 2)		100	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max VIN = VIH or VIL (Note 2)		-100	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (Iout = 0 mA) Vcc = Max		210	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IL and IOZL (or IIH and IOZH).

3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description		Test Conditions		Тур	Unit
Cin	Input Capacitance	CLK, OE	VIN = 2.0 V	Vcc = 5.0 V	8	
		l1 - l12		$T_A = +25^{\circ}C$	5	рF
Cout	Output Capacitance		Vout = 2.0 V	f = 1 MHz	8	

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter De	Parameter Description			Min (Note 3)	Max	Unit
tPD	Input or Feedt	ack to Combinatorial Output		20L8, 20R6, 20R4	1	5	ns
ts	Setup Time fro	om Input or Feedback to Clock			4.5		ns
tн	Hold Time				0		ns
tco	Clock to Outp	t			1	4	ns
tskew R	Skew Betweel	n Registered Outputs (Note 4)	Registered Outputs (Note 4)			1	ns
twL	Clock Width	LOW		20R8, 20R6,	4		ns
twн		HIGH		20R4	4		ns
	Maximum	External Feedback	1/(ts + tco)		117		MHz
fmax	Frequency (Notes 5	Internal Feedback (fcnt)	1/(ts + tcr)		125		MHz
	and 6)	No Feedback	1/(twn + twL)		125		MHz
tpzx	OE to Output	Enable			1	6.5	ns
texz	OE to Output	Disable			1	5	ns
t EA	Input to Outpu	out Enable Using Product Term Control		20L8, 20R6,	2	6.5	ns
ten	Input to Outpu	t Disable Using Product Terr	Control	20R4	2	5	ns

Notes:

- 2. See Switching Test Circuit for test conditions.
- Output delay minimums for tPD, tco, tPZX, tEA and tER are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
- 4. Skew testing takes into account pattern and switching direction differences between outputs that have equal loading.
- 5. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
- 6. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: $t_{CF} = 1/f_{MAX}$ (internal feedback) – ts.

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage1.2 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage -0.5 V to Vcc + 0.5 V Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices
Ambient Temperature (T _A)
Operating in Free Air 0°C to +75°C
Supply Voltage (Vcc)
With Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I _{OH} = -3.2 mA VIN = VIH or VIL Vcc ≈ Min	2.4		v
Vol	Output LOW Voltage	1 _{OL} = 24 mA VIN = VIH or VIL Vcc = Min		0.5	v
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
Vi	Input Clamp Voltage	lın =18 mA, Vcc = Min		-1.2	v
lin	Input HIGH Current	VIN = 2.7 V, Vcc = Max (Note 2)		25	μA
١L	Input LOW Current	VIN = 0.4 V, Vcc = Max (Note 2)		-250	μΑ
h	Maximum Input Current	VIN = 5.5 V, Vcc = Max		1	mA
ЮZH	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max Vin = ViH or ViL (Note 2)		100	μA
loz⊾	Off-State Output Leakage Current LOW	Vout ≈ 0.4 V, Vcc = Max Vin = ViH or ViL (Note 2)		-100	μA
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (Iout = 0 mA) Vcc = Max		210	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
Cin	Input Capacitance	Vin = 2.0 V	$V_{CC} = 5.0 V$	7	
Соит	Output Capacitance	Vout = 2.0 V	T _A = +25°C f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description					Min (Note 3)	Max	Unit
tPD	Input or Feedb	back to			20L8, 20R6,	3	7.5	ns
	Combinatorial	Output 1	Output Sv	vitching	20R4	3	7	
ts	Setup Time fro	om Input or Feedback to Clock				7		ns
tн	Hold Time					0		ns
tco	Clock to Outpu					1	6.5	ns
tskew	Skew Between	n Registered Outpu	Registered Outputs (Note 4) 20R8, 20R6,				1	ns
tw∟	Clock Width	LOW	LOW			5		ns
twн		HIGH			5		ns	
	Maximum	External Feedba	ack	1/(ts + tco)		74		MHz
fmax	Frequency (Notes 5	Internal Feedba	ck (fcnt)	1/(ts + tcF)		100		MHz
	and 6)	No Feedback		1/(twн + twL)		100		MHz
tezx –	OE to Output Enable				1	8	ns	
texz	OE to Output I	utput Disable				1	8	ns
tEA	Input to Outpu	t Enable Using Product Term Control			20L8, 20R6,	3	10	ns
ten	Input to Outpu	t Disable Using Pro	duct Term	Control	20R4	3	10	ns

Notes:

2. See Switching Test Circuit for test conditions.

 Output delay minimums for t_{PD}, t_{CD}, t_{PZX}, t_{PXZ}, t_{EA} and t_{EB} are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.

4. Skew is measured with all outputs switching in the same direction.

5. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where the frequency may be affected.

 t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: t_{CF} = 1/f_{MAX} (internal feedback) – t_S.

Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage0.5 V to Vcc Max
DC Input Current30 mA to 5 mA
Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air 0°C to +7	75°C
Supply Voltage (Vcc) with Respect to Ground	25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Voн	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL Vcc = Min	2.4		V
Vol	Output LOW Voltage	IoL = 24 mA VIN = VIH or VIL Vcc = Min		0.5	V
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
Vi	Input Clamp Voltage	IIN =18 mA, Vcc = Min		-1.5	V
Ін	Input HIGH Current	VIN = 2.4 V, Vcc = Max (Note 2)		25	μA
lı.	Input LOW Current	VIN = 0.4 V, Vcc = Max (Note 2)		-250	μΑ
1	Maximum Input Current	VIN = 5.5 V, Vcc = Max		100	μΑ
lozн	Off-State Output Leakage Current HIGH	Vout = 2.4 V, Vcc = Max VIN = VIH or VIL (Note 2)		100	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max VIN = VIH or VIL (Note 2)		-100	μΑ
lsc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (IOUT = 0 mA) Vcc = Max		210	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	VIN = 2.0 V	$V_{\rm CC} = 5.0 \text{ V}$	7	
Соит	Output Capacitance	Vout = 2.0 V	T _A = 25°C f = 1 MHz	8	рF

Note:

 These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter Description				Min (Note 3)	Max	Unit
tep	Input or Feedb	back to Combinatorial Output		20L8, 20R6,			
				20R4	3	10	ns
ts	Setup Time fro	om Input or Feedback to Cloc	n Input or Feedback to Clock		10	_	ns
tH	Hold Time				0		ns
tco	Clock to Outpu	ut			3	8	ns
twL	Clock Width	LOW		20R8, 20R6,	7		ns
twн	CIOCK WIGHT	HIGH		20R4	7		ns
	Maximum	External Feedback	1/(ts + tco)		55.5		MHz
fмах	Frequency (Notes 4	Internal Feedback (fcnt)	1/(ts + tcr)		58.8		MHz
	and 5)	No Feedback	1/(twн + twL)]	71.4		MHz
tezx	OE to Output I	Enable			2	10	ns
texz	OE to Output Disable]	2	10	ns
tEA	Input to Outpu	t Enable Using Product Term	Enable Using Product Term Control		3	10	ns
tER	Input to Outpu	t Disable Using Product Tem	n Control	20R4	3	10	ns

Notes:

2. See Switching Test Circuit for test conditions.

3. Output delay minimums for teo, tco, tezx, texz, tex and ten are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.

- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
- 5. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: $t_{CF} = 1/f_{MAX}$ (internal feedback) – t_S .

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage1.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to V _{CC} + 0.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air	5°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.2	25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL Vcc = Min	2.4		v
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL Vcc = Min		0.5	v
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	v
Vi	Input Clamp Voltage	lin = -18 mA, Vcc = Min		-1.5	V
lн	Input HIGH Current	VIN = 2.7 V, Vcc = Max (Note 2)		25	μA
hL	Input LOW Current	VIN = 0.4 V, Vcc = Max (Note 2)		-250	μA
i i	Maximum Input Current	VIN = 5.5 V, Vcc = Max		100	μA
Іогн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max VIN = VIH or VIL (Note 2)		100	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max VIN = VIH or VIL (Note 2)		-100	μA
Isc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (IOUT = 0 mA) Vcc = Max		210	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

 Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vour = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter Symbol	Parameter Desc	Min	Max	Unit			
tPD	Input or Feedback to Combinatorial Output			20L8, 20R6, 20R4		15	ns
ts	Setup Time from Input or Feedback to Clock				15		ns
tн	Hold Time				0		ns
tco	Clock to Output of	er Feedback		20R8, 20R6,		12	ns
tw⊾	Clock Width	LOW		20R4	10		ns
twн		HIGH			12		ns
	Maximum	External Feedback	1/(ts + tco)		37		MHz
	Frequency (Note 2)	No Feedback	1/(twn + twL)		45		MHz
tPZX	OE to Output En	able			15	ns	
texz	OE to Output Dis	able				12	ns
t EA	Input to Output E	nable Using Product Terr	n Control	20L8, 20R6,		18	ns
ter	Input to Output D	isable Using Product Ten	m Control	20R4		15	ns

Notes:

1. See Switching Test Circuit for test conditions.

2. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage1.5 V to Vcc + 0.5 V
DC Output or I/O Pin Voltage

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air 0°C to	+75°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +	5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL Vcc = Min	2.4		v
Vol	Output LOW Voltage	IoL = 24 mA VIN = VIH or VIL Vcc = Min		0.5	V
νн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		v
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	v
Vi	Input Clamp Voltage	IIN = -18 mA, Vcc = Min		-1.5	v
lін	Input HIGH Current	VIN = 2.7 V, Vcc = Max (Note 2)		25	μA
հե	Input LOW Current	VIN = 0.4 V, Vcc = Max (Note 2)		-250	μA
h	Maximum Input Current	VIN = 5.5 V, Vcc = Max		100	μA
юzн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max ViN = ViH or ViL (Note 2)		100	μA
lozl	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max Vin = ViH or ViL (Note 2)		100	μA
Isc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (lout = 0 mA) Vcc = Max		105	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second.
VOUT = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter Symbol	Parameter Description					Max	Unit
1PD	Input or Feedb	nput or Feedback to Combinatorial Output		20L8, 20R6, 20R4		25	ns
ts	Setup Time fro	o Time from Input or Feedback to Clock			25		ns
tн	Hold Time	d Time			0		ns
tco	Clock to Outpu			20R8, 20R6,		15	ns
tw∟	Clock Width	LOW		20R4	15		ns
twн		HIGH			15		ns
	Maximum	External Feedback	1/(ts + tco)		25		MHz
fмах	Frequency (Notes 3	Internal Feedback (fCNT)	1/(ts + tcr)		28.5		MHz
	and 4)	No Feedback	1/(twn + twL)		33.3		MHz
tezx	OE to Output I	Enable				20	ns
texz	OE to Output Disable					20	ns
tea	Input to Outpu	t Enable Using Product Term	Control	20L8, 20R6,		25	ns
ter	Input to Outpu	t Disable Using Product Term	Control	20R4		25	ns

Notes:

- 1. See Switching Test Circuit for test conditions.
- 2. Calculated from measured fmax internal.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 4. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: $t_{CF} = 1/t_{MAX}$ (internal feedback) – t_S .

Storage Temperature
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground
DC Input Voltage1.5 V to Vcc + 0.5 V
DC Output or I/O
Pin Voltage0.5 V to Vcc + 0.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T _A) Operating in Free Air 0°C to +75°C
Supply Voltage (Vcc) with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL Vcc = Min	2.4		v
Vol	Output LOW Voltage	IOL = 24 mA VIN = VIH or VIL Vcc = Min		0.5	v
Viн	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		v
ViL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
Vi	Input Clamp Voltage	lin = -18 mA, Vcc = Min		1.5	V
Ін	Input HIGH Current	VIN = 2.7 V, Vcc = Max (Note 2)		25	μA
lı.	Input LOW Current	VIN = 0.4 V, Vcc = Max (Note 2)		-250	μA
li –	Maximum Input Current	VIN = 5.5 V, Vcc = Max		100	μΑ
ЮZH	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max VIN = VIH or VIL (Note 2)		100	μA
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max VIN = VIH or VIL (Note 2)		-100	μA
Isc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	VIN = 0 V, Outputs Open (IOUT = 0 mA) Vcc = Max		210	mA

Notes:

1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.

2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).

3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter Symbol	Parameter Description					Max	Unit
tPD	Input or Feedb	ack to Combinatorial Output 20L8, 20 20R4				25	ns
ts	Setup Time fro	om Input or Feedback to Cloc		25		ns	
tн	Hold Time			0		ns	
tco	Clock to Outpu	ut		20R8, 20R6,		15	ns
twL	Clock Width	LOW		20R4	15		ns
twн		HIGH			15		ns
	Maximum	External Feedback	1/(ts + tco)		25		MHz
f MAX	Frequency (Notes 3 and 4)	Internal Feedback (fCNT)	1/(ts + tcr)		28.5		MHz
		No Feedback	1/(twн + tw∟)		33		MHz
tpzx	OE to Output I	Enable				20	ns
texz	OE to Output I	Disable				20	ns
tEA	Input to Outpu	t Enable Using Product Term	Control	20L8, 20R6,		25	ns
ten	Input to Outpu	t Disable Using Product Terr	n Control	20R4		25	ns

Notes:


1. See Switching Test Circuit for test conditions.

2. Calculated from measured fMAX internal.

 These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.


4. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: $t_{CF} = 1/f_{MAX}$ (internal feedback) – t_S .

SWITCHING WAVEFORMS




3. Input rise and fall times 2 ns - 3 ns typical

KEY TO SWITCHING WAVEFORMS




SWITCHING TEST CIRCUIT



40404		
16490	DD-19	


			Commercial		Military		Measured
Specification	S1	C∟	R ₁	R₂	R ₁	R₂	Output Value
tPD, tCO	Closed			For -5: 200 Ω			1.5 V
tPZX, tEA	$Z \rightarrow H$: Open $Z \rightarrow L$: Closed	50 pF	200 Ω	For rest 390 Ω	390 Ω	750 Ω	1.5 V
texz, ten	$H \rightarrow Z$: Open L $\rightarrow Z$: Closed	5 pF					H -→Z: Voн - 0.5 V L -→Z: VoL + 0.5 V

MEASURED SWITCHING CHARACTERISTICS FOR THE PAL20R8-5



tPD vs. Number of Outputs Switching Vcc = 4.75 V, T_A = 75°C (Note 1)

16490D-20






Note:


1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where the may be affected.

CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS FOR THE PAL20R8-5

 $V_{CC} = 5.0 V, T_A = 25^{\circ}C$




16490D-22



Output, HIGH

16490D-23



16490D-24