## CY7C1021B



#### Features

- Temperature Ranges
  - Commercial: 0°C to 70°C
  - Industrial: –40°C to 85°C
  - Automotive: –40°C to 125°C
- High speed
  - t<sub>AA</sub> = 12 ns (Commercial & Industrial)
  - t<sub>AA</sub> = 15 ns (Automotive)
- CMOS for optimum speed/power
- Low active power
- 770 mW (max.)
- Automatic power-down when deselected
- · Independent control of upper and lower bits
- Available in Pb-free and non Pb-free 44-pin TSOP II and 44-pin 400-mil-wide SOJ

#### Functional Description<sup>[1]</sup>

The CY7C1021B is a high-performance CMOS static RAM organized as 65,536 words by 16 bits. This device has an

# 1-Mbit (64K x 16) Static RAM


automatic power-down feature that significantly reduces power consumption when deselected.

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable  $(\overline{CE})$  and Write Enable (WE) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O<sub>1</sub> through I/O<sub>8</sub>), is written into the location specified <u>on the</u> address pins (A<sub>0</sub> through A<sub>15</sub>). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O<sub>9</sub> through I/O<sub>16</sub>) is written into the location specified on the address pins (A<sub>0</sub> through A<sub>15</sub>).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing the Write Enable (WE) HIGH. If Byte Low Enable (BLE) is LOW, then data from the memory location specified by the address pins will appear on  $I/O_1$  to  $I/O_8$ . If Byte High Enable (BHE) is LOW, then data from memory will appear on  $I/O_9$  to  $I/O_{16}$ . See the truth table at the back of this data sheet for a complete description of read and write modes.

The input/output pins  $(I/O_1 \text{ through } I/O_{16})$  are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), the BHE and BLE are disabled (BHE, BLE HIGH), or during a write operation (CE LOW, and WE LOW).

The CY7C1021B is available in standard 44-pin TSOP Type II and 44-pin 400-mil-wide SOJ packages.



1. For best-practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



## **Selection Guide**

		-12	-15
Maximum Access Time (ns)		12	15
Maximum Operating Current (mA)	Com'l/Ind'l	140	130
	Automotive		130
Maximum CMOS Standby Current (mA)	Com'l/Ind'l	10	10
	Automotive		15
	L Version	0.5	0.5

## **Pin Configurations**

SOJ/TSOP II Top View						
A A A A C U U U U U U U U U U U U U U U	1 2 3 4 5 6 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22	44 A5 43 A6 42 A7 41 OE 39 BLE 38 I/O16 37 I/O15 36 I/O14 35 I/O13 34 VCC 32 I/O12 31 I/O10 29 I/O12 31 I/O10 29 I/O12 31 I/O10 29 NC 27 A8 26 A10 24 A11 23 NC				

#### **Pin Definitions**

Pin Name	SOJ, TSOP-Pin Number	I/O Type	Description
A <sub>0</sub> -A <sub>15</sub>	1-5,18-21, 24-27, 42-44	Input	Address Inputs used to select one of the address locations.
I/O <sub>1</sub> -I/O <sub>16</sub>	7–10, 13–16, 29–32, 35–38	Input/Output	<b>Bidirectional Data I/O lines</b> . Used as input or output lines depending on operation.
NC	22, 23, 28	No Connect	No Connects. Not connected to the die.
WE	17	Input/Control	Write Enable Input, active LOW. When selected LOW, a Write is conducted. When deselected HIGH, a Read is conducted.
CE	6	Input/Control	Chip Enable Input, active LOW. When LOW, selects the chip. When HIGH, deselects the chip.
BHE, BLE	40, 39	Input/Control	<b><u>Byte</u></b> Write Select Inputs, active LOW. BHE controls $I/O_{16}$ - $I/O_{9}$ , BLE controls $I/O_8$ - $I/O_1$ .
ŌĒ	41	Input/Control	<b>Output Enable, active LOW</b> . Controls the direction of the I/O pins. When LOW, the I/O pins are allowed to behave as outputs. When deasserted HIGH, I/O pins are tri-stated, and act as input data pins.
V <sub>SS</sub>	12, 34	Ground	Ground for the device. Should be connected to ground of the system.
V <sub>CC</sub>	11, 33	Power Supply	Power Supply inputs to the device.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guide-lines, not tested.)	
Storage Temperature65°C to +150°C	
Ambient Temperature with Power Applied55°C to +125°C	
Supply Voltage on $V_{CC}$ Relative to $GND^{[2]}-\!0.5V$ to +7.0V	
DC Voltage Applied to Outputs in High Z State $^{[2]}$ 0.5V to $V_{CC}\text{+}0.5\text{V}$	
in High Z State <sup>[2]</sup> –0.5V to $V_{CC}$ +0.5V	
DC Input Voltage <sup>[2]</sup> 0.5V to V <sub>CC</sub> +0.5V	
Current into Outputs (LOW)20 mA	

## Electrical Characteristics Over the Operating Range

Static Discharge Voltage	>2001V
(per MIL-STD-883, Method 3015)	

Latch-Up Current>200 m/
-------------------------

## **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> ) <sup>[3]</sup>	V <sub>cc</sub>
Commercial	0°C to +70°C	$5V\pm10\%$
Industrial	–40°C to +85°C	5V ± 10%
Automotive	–40°C to +125°C	$5V\pm10\%$

		Test		-1	2	-1	5	
Parameter	Description	Conditions	Min.	Max.	Min.	Max.	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -4.0 mA$	ł	2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{CC}$ = Min., $I_{OL}$ = 8.0 mA			0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage			2.2	6.0	2.2	6.0	V
V <sub>IL</sub>	Input LOW Voltage <sup>[2]</sup>			-0.5	0.8	-0.5	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	Com'l/Ind'l	-1	+1	-1	+1	μΑ
			Auto			-4	+4	μΑ
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_{I} \leq V_{CC}$ ,	Com'l/Ind'l	-1	+1	-1	+1	μΑ
		Output Disabled	Auto			-4	+4	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating	$V_{CC} = Max., I_{OUT} = 0 mA,$	Com'l/Ind'l		140		130	mA
	Supply Current	$f = f_{MAX} = 1/t_{RC}$	Auto				130	mA
I <sub>SB1</sub>	Automatic CE	Max. V <sub>CC</sub> , <u>CE</u> ≥ V <sub>IH</sub>	Com'l/Ind'l		40		40	mA
	Power Down Current — TTL Inputs	$V_{IN} \ge V_{IH}$ or $V_{IN} \le V_{IL}$ , f = f <sub>MAX</sub>	Auto				50	mA
I <sub>SB2</sub>	Automatic CE	Max. $V_{CC}$ , $\overline{CE} \ge V_{CC}$ –	Com'l/Ind'l		10		10	mA
	Power Down Current —CMOS Inputs	$0.3V, V_{IN} \ge V_{CC} - 0.3V,$ or $V_{IN} \le 0.3V, f = 0$	Auto				15	mA
			L Version		0.5		0.5	mA

## Capacitance<sup>[4]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF


#### Thermal Resistance<sup>[4]</sup>

Parameter	Description	Test Conditions	44-pin SOJ	44-pin TSOP-II	Unit
37	(Junction to Ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance,	64.32	76.89	°C/W
$\Theta_{JC}$	Thermal Resistance (Junction to Case)	per EIA/JESD51.	31.03	14.28	°C/W

Notes: 2.  $V_{IL}$  (min.) = -2.0V and  $V_{IH}$ (max) =  $V_{CC}$  + 0.5V for pulse durations of less than 20 ns. 3.  $T_A$  is the "Instant On" case temperature. 4. Tested initially and after any design or process changes that may affect these parameters.



#### **AC Test Loads and Waveforms**



#### Switching CharacteristicsOver the Operating Range<sup>[5]</sup>

		7C10	21B-12	7C102	21B-15	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle						
t <sub>RC</sub>	Read Cycle Time	12		15		ns
t <sub>AA</sub>	Address to Data Valid		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[6]</sup>	0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[6]</sup>	3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		6		7	ns
t <sub>PU</sub>	CE LOW to Power-Up	0		0		ns
t <sub>PD</sub>	CE HIGH to Power-Down		12		15	ns
t <sub>DBE</sub>	Byte Enable to Data Valid		6		7	ns
t <sub>LZBE</sub>	Byte Enable to Low Z	0		0		ns
t <sub>HZBE</sub>	Byte Disable to High Z		6		7	ns
Write Cycle <sup>[8]</sup>	- <b>-</b>					
t <sub>WC</sub>	Write Cycle Time	12		15		ns
t <sub>SCE</sub>	CE LOW to Write End	9		10		ns
t <sub>AW</sub>	Address Set-Up to Write End	8		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		ns
t <sub>SD</sub>	Data Set-Up to Write End	6		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[6]</sup>	3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		6		7	ns
t <sub>BW</sub>	Byte Enable to End of Write	8		9	T	ns


Notes:

5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V, and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30-pF load capacitance.


Copyright and sorper load capacitance.
 At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZOE</sub> is less than t<sub>LZCE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any given device.
 t<sub>HZDE</sub>, t<sub>HZBE</sub>, t<sub>HZDE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 <u>D</u>F as in <u>part</u> (b) of AC <u>Test Loads</u>. Transition is measured ±500 mV from steady-state voltage.
 The internal write time of the memory is defined by the overlap of CE LOW, WE LOW and BHE/BLE LOW. CE, WE and BHE/BLE must be LOW to initiate a write, and the transition of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.



#### Switching Waveforms



## Read Cycle No. 2 (OE Controlled)<sup>[10, 11]</sup>




#### Notes:

<u>Device</u> is continuously selected. OE, CE, BHE and/or BHE = V<sub>IL</sub>.
 WE is HIGH for read cycle.
 Address valid prior to or coincident with CE transition LOW.




#### Switching Waveforms (continued)

Write Cycle No. 1 (CE Controlled)<sup>[12, 13]</sup>








#### Notes:

12. Data I/O is high impedance if OE or BHE and/or BLE = V<sub>IH</sub>.
13. If CE goes HIGH simultaneously with WE going HIGH, the output remains in a high-impedance state.



## Switching Waveforms (continued)

## Write Cycle No. 3 (WE Controlled, OE LOW)



### **Truth Table**

CE	OE	WE	BLE	BHE	I/O <sub>1</sub> –I/O <sub>8</sub>	I/O <sub>9</sub> –I/O <sub>16</sub>	Mode	Power
Н	Х	Х	Х	Х	High Z	High Z	Power-Down	Standby (I <sub>SB</sub> )
L	L	Н	L	L	Data Out	Data Out	Read - All bits	Active (I <sub>CC</sub> )
			L	Н	Data Out	High Z	Read - Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data Out	Read - Upper bits only	Active (I <sub>CC</sub> )
L	Х	L	L	L	Data In	Data In	Write - All bits	Active (I <sub>CC</sub> )
			L	Н	Data In	High Z	Write - Lower bits only	Active (I <sub>CC</sub> )
			Н	L	High Z	Data In	Write - Upper bits only	Active (I <sub>CC</sub> )
L	Н	Н	Х	Х	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )
L	Х	Х	Н	Н	High Z	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )

## **Ordering Information**

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
12	CY7C1021B-12VC	51-85082	44-pin (400-Mil) Molded SOJ	Commercial
	CY7C1021B-12VXC		44-pin (400-Mil) Molded SOJ (Pb-Free)	
	CY7C1021B-12ZC	51-85087	44-pin TSOP Type II	
	CY7C1021B-12ZXC		44-pin TSOP Type II (Pb-Free)	
	CY7C1021B-12VI	51-85082	44-pin (400-Mil) Molded SOJ	Industrial
	CY7C1021B-12VXI		44-pin (400-Mil) Molded SOJ (Pb-Free)	





#### Ordering Information (continued)

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
15	CY7C1021B-15VC	51-85082	44-pin (400-Mil) Molded SOJ	Commercial
	CY7C1021B-15VXC		44-pin (400-Mil) Molded SOJ (Pb-Free)	
	CY7C1021B-15ZC	51-85087	44-pin TSOP Type II	
	CY7C1021B-15ZXC		44-pin TSOP Type II (Pb-Free)	
	CY7C1021B-15VI	51-85082	44-pin (400-Mil) Molded SOJ	Industrial
	CY7C1021B-15VXI		44-pin (400-Mil) Molded SOJ (Pb-Free)	
	CY7C1021B-15ZI	51-85087	44-pin TSOP Type II	
	CY7C1021BL-15ZI		44-pin TSOP Type II	
	CY7C1021B-15ZXI		44-pin TSOP Type II (Pb-Free)	
	CY7C1021BL-15ZXI		44-pin TSOP Type II (Pb-Free)	
	CY7C1021B-15VE	51-85082	44-pin (400-Mil) Molded SOJ	Automotive
	CY7C1021B-15VXE		44-pin (400-Mil) Molded SOJ (Pb-Free)	
	CY7C1021B-15ZE	51-85087	44-pin TSOP Type II	
	CY7C1021B-15ZSXE		44-pin TSOP Type II (Pb-Free)	

### Package Diagrams


#### 44-pin (400-Mil) Molded SOJ (51-85082)







#### Package Diagrams (continued)



All products and company names mentioned in this document may be the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2006. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.



## **Document History Page**

REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change
**	109889	09/22/01	SZV	Change from Spec number: 38-00951 to 38-05145
*A	238454	See ECN	RKF	<ol> <li>Added Automotive Specs to Data Sheet</li> <li>Added Pb-Free device offering in the Ordering Information</li> </ol>
*В	361795	See ECN	SYT	Added Pb-Free offerings in the Ordering Information
*C	505726	See ECN	NXR	Removed CY7C10211B from Product offering Changed the description of $I_{IX}$ from Input Load Current to Input Leakage Current in DC Electrical Characteristics table Changed teh $I_{CC}$ Max value from 150 mA to 130 mA Removed $I_{OS}$ parameter from DC Electrical Characteristics table Updated Ordering Information Table