

# 16M (1024K x 16) Static RAM

## Features

- Very high speed: 55 ns and 70 ns
- Voltage range: 1.65V to 1.95V
- Ultra-low active power
  - Typical active current: 1.5 mA @ f = 1 MHz
- Typical active current: 15 mA @ f = f<sub>MAX</sub>
- Ultra-low standby power
- Easy memory expansion with CE</>
  Telescolor and OE</>
  features
- Automatic power-down when deselected
- CMOS for optimum speed/power
- Packages offered in a 48-ball FBGA


## Functional Description<sup>[1]</sup>

The CY62167DV18 is a high-performance CMOS static RAM organized as 1024K words by 16 bits. This device features advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life<sup>™</sup> (MoBL<sup>®</sup>) in portable applications such as cellular telephones. The device also has an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not

toggling. The device can be put into standby mode reducing power consumption by more than 99% when deselected Chip <u>Enable 1 ( $\overline{CE}_1$ )</u> HIGH or Chip Enable 2 ( $CE_2$ ) LOW or both BHE and BLE are HIGH. The input/output pins (I/O<sub>0</sub> through I/O<sub>15</sub>) are placed in a high-impedance state when: deselected Chip Enable 1 ( $\overline{CE}_1$ ) <u>HIGH</u> or Chip Enable 2 ( $CE_2$ ) LOW, outputs are disabled ( $\overline{OE}$  HIGH), both Byte High Enable and Byte Low Enable are disabled (<u>BHE</u>, BLE HIGH) or during a write operation (<u>Chip</u> Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 ( $CE_2$ ) HIGH and WE LOW).

<u>Writing</u> to the device is accomplished by taking Chip Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 ( $CE_2$ ) <u>HIGH</u> and Write Enable (WE) input LOW. If Byte Low Enable ( $\overline{BLE}$ ) is LOW, then das pins (A<sub>0</sub> through A<sub>19</sub>). If Byte High Enable ( $\overline{BHE}$ ) is LOW, then data from I/O pins (I/O<sub>8</sub> through I/O<sub>15</sub>) is written into the location specified on the ad

Reading from the device is accomplished by taking Chip Enable 1 ( $\overline{CE}_1$ ) LOW and Chip Enable 2 ( $CE_2$ ) HIGH and Output Enable (OE) LOW while forcing the Write Enable (<u>WE</u>) HIGH. If Byte Low Enable (<>O<sub>7</sub>. If Byte High Enable (BHE) is LOW, then data from memory will appear on I/O<sub>8</sub> to I/O<sub>15</sub>. See the truth table at the back of this data sheet for a complete description of read and write modes.




#### Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.



# Pin Configuration<sup>[2]</sup>



#### Note:

2. DNU pins are to be connected to  $V_{\mbox{\scriptsize SS}}$  or left open.



## **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.)

Storage Temperature	–65°C to +150°C
Ambient Temperature with Power Applied	–55°C to +125°C
Supply Voltage to Ground Potential	–0.2V to V <sub>CCMAX</sub> + 0.2V
DC Voltage Applied to Outputs in High-Z State <sup>[3]</sup>	0.2V to V <sub>CC</sub> + 0.2V

## **Product Portfolio**

DC Input Voltage<sup>[3]</sup> .....-0.2V to V<sub>CC</sub> + 0.2V Output Current into Outputs (LOW)...... 20 mA Static Discharge Voltage...... > 2001V (per MIL-STD-883, Method 3015) Latch-up Current.....> 200 mA

## **Operating Range**

Range	Ambient Temperature (T <sub>A</sub> )	<b>V<sub>CC</sub></b> <sup>[4]</sup>
Industrial	–40°C to +85°C	1.65V to 1.95V

							Power Di	issipation		
						Operating	g, Icc (mA)			
	V	<sub>CC</sub> Range(	V)	Speed	f = 1	MHz	<b>f</b> = 1	f <sub>MAX</sub>	Standby,	I <sub>SB2</sub> (μΑ)
Product	Min.	Тур.	Max.	(ns)	Тур.	Max.	Тур.	Max.	Тур.	Max.
CY62167DV18L	1.65	1.8	1.95	55	1.5	5	15	30	2.5	30
				70			12	25	2.5	30
CY62167DV18LL	1.65	1.8	1.95	55	1.5	5	15	30	2.5	20
				70			12	25	2.5	20

## **DC Electrical Characteristics** (over the operating range)

						62167DV	18-55	CYe	62167DV	18-70	
Parameter	Description	Test Con	Test Conditions			Тур.	Max.	Min.	Тур.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	I <sub>OH</sub> = -0.1 mA	$V_{CC} = 1.$	65V	1.4			1.4			V
V <sub>OL</sub>	Output LOW Voltage	I <sub>OL</sub> = 0.1 mA	$V_{CC} = 1.$	65V			0.2			0.2	V
V <sub>IH</sub>	Input HIGH Voltage				1.4		V <sub>CC</sub> + 0.2	1.4		V <sub>CC</sub> + 0.2	V
V <sub>IL</sub>	Input LOW Voltage				-0.2		0.4	-0.2		0.4	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	$GND \leq V_I \leq V_{CC}$				+1	-1		+1	μA
I <sub>OZ</sub>	Output Leakage Current	$GND \leq V_O \leq V_{CC}$ , Output Disabled			-1		+1	-1		+1	μΑ
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply	$f = f_{MAX} = 1/t_{RC}$	Vcc = 1.9			15	30		12	25	mA
	Current	f = 1 MHz	l <sub>OUT</sub> = 0r CMOS le	mA, evel		1.5	5		1.5	5	
I <sub>SB1</sub>	Automatic CE	$\overline{CE}_1 \ge V_{CC} - 0.2V$	, CE <sub>2</sub> <u>&lt;</u>	L		2.5	30		2.5	30	μΑ
	Power-down Current – CMOS Inputs	<u>&lt; 0.2V, f = f<sub>MAX</sub> (A and Data Only), f = Content from the second se</u>	$0.2V, V_{IN} ≥ V_{CC} - 0.2V, V_{IN}$ $\leq 0.2V, f = f_{MAX}$ (Address and Data Only), f = 0 (OE, WE, BHE and BLE)			2.5	20		2.5	20	
I <sub>SB2</sub>	Automatic CE	$\overline{CE}_1 \ge V_{CC} - 0.2V$		L		2.5	30		2.5	30	μA
	Power-down Current – CMOS Inputs	$0.2V, V_{IN} \ge V_{CC} - V_{IN} \le 0.2V, f = 0, V_{CC} = 1.95V$	0.2V or	LL		2.5	20		2.5	20	

## Capacitance<sup>[5]</sup>

Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	TA = 25°C, f = 1 MHz	6	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = V_{CC(typ)}$	8	pF

Notes:

V<sub>IL(min.)</sub> = -2.0V for pulse durations less than 20 ns.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V<sub>CC</sub> = V<sub>CC(typ)</sub>, T<sub>A</sub> = 25°C.


5. Tested initially and after any design or proces changes that may affect these parameters.



## Thermal Resistance

Parameter	Description	Description Test Conditions				
$\theta_{JA}$	Thermal Resistance (Junction to Ambient) <sup>[5]</sup>	Still Air, soldered on a 3 x 4.5 inch, two-layer printed circuit board	55	C/W		
θ <sup>JC</sup>	Thermal Resistance (Junction to Case) <sup>[5]</sup>		16	C/W		

## **AC Test Loads and Waveforms**



Equivalent to:


THÉVENIN EQUIVALENT

Parameters	1.8V	UNIT
R 1	13500	Ω
R 2	10800	Ω
R <sub>TH</sub>	6000	Ω
V <sub>TH</sub>	0.80	V

## **Data Retention Characteristics**

Parameter	Description	Conditions	Min.	Тур.	Max.	Unit
V <sub>DR</sub>	V <sub>CC</sub> for Data Retention		1.0		1.95	V
I <sub>CCDR</sub>	Data Retention Current	$V_{CC}=1.0V, \overline{CE}_1 \ge V_{CC} - 0.2V, CE_2 \le L$ 0.2V, $V_{IN} \ge V_{CC} - 0.2V$ or $V_{IN} \le 0.2V$			15	μΑ
		$0.2V, V_{IN} \ge V_{CC} - 0.2V \text{ or } V_{IN} \le 0.2V$ LL			10	
t <sub>CDR</sub> <sup>[5]</sup>	Chip Deselect to Data Retention Time		0			ns
t <sub>R</sub> [6]	Operation Recovery Time		t <sub>RC</sub>			ns

## Data Retention Waveform<sup>[7]</sup>



#### Notes:

- 6. Full device operation requires linear V<sub>CC</sub> ramp from V<sub>DR</sub> to V<sub>CC(min.)</sub> > 100  $\mu$ s or stable at V<sub>CC(min.)</sub> > 100  $\mu$ s.
- 7. 7. BHE BLE is the AND of both BHE and BLE. Chip can be deselected by either disabling the chip enable signals or by disabling both BHE and BLE.




## Switching Characteristics (over the operating range)<sup>[8]</sup>

		CY62167	7DV18-55	CY6216	7DV18-70	
Parameter	Description	Min.	Max.	Min.	Max.	Unit
Read Cycle		1				
t <sub>RC</sub>	Read Cycle Time	55		70		ns
t <sub>AA</sub>	Address to Data Valid		55		70	ns
t <sub>OHA</sub>	Data Hold from Address Change	10		10		ns
t <sub>ACE</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Data Valid		55		70	ns
t <sub>DOE</sub>	OE LOW to Data Valid		25		35	ns
t <sub>LZOE</sub>	OE LOW to Low Z <sup>[9]</sup>	5		5		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[9, 11]</sup>		20		25	ns
t <sub>LZCE</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Low Z <sup>[9]</sup>	10		10		ns
t <sub>HZCE</sub>	$\overline{CE}_1$ HIGH or $CE_2$ LOW to High $Z^{[9, 11]}$		20		25	ns
t <sub>PU</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Power-up	0		0		ns
t <sub>PD</sub>	CE <sub>1</sub> HIGH or CE <sub>2</sub> LOW to Power-down		55		70	ns
t <sub>DBE</sub>	BLE/BHE LOW to Data Valid		55		70	ns
t <sub>LZBE</sub> <sup>[10]</sup>	BLE/BHE LOW to Low Z <sup>[9]</sup>	5		5		ns
t <sub>HZBE</sub>	BLE/BHE HIGH to High-Z <sup>[9, 11]</sup>		20		25	ns
Write Cycle <sup>[12]</sup>		1				
t <sub>WC</sub>	Write Cycle Time	55		70		ns
t <sub>SCE</sub>	CE <sub>1</sub> LOW or CE <sub>2</sub> HIGH to Write End	40		60		ns
t <sub>AW</sub>	Address Set-up to Write End	40		60		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		ns
t <sub>SA</sub>	Address Set-up to Write Start	0		0		ns
t <sub>PWE</sub>	WE Pulse Width	40		45		ns
t <sub>BW</sub>	BLE/BHE LOW to Write End	45		60		ns
t <sub>SD</sub>	Data Set-up to Write End	25		30		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[9, 11]</sup>		20		25	ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[9]</sup>	10		10		ns

### Switching Waveforms

Read Cycle No. 1 (Address Transition Controlled)<sup>[13, 14]</sup>



#### Notes:


- 8. Test conditions assume signal transition time of 3 ns or less, timing reference levels of V<sub>CC(typ.)/2</sub>, input pulse levels of 0 to V<sub>CC(typ.)</sub>, and output loading of the specified I<sub>OL</sub>
- At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZCE</sub>, t<sub>HZBE</sub> is less than t<sub>LZDE</sub>, t<sub>HZDE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> is less than t<sub>LZWE</sub> for any 9. a training from device.
  a training from device.
  b training from device.
  b training from device.
  b training from device.
  b training from device.
  t training from device.
  <lit training from device.</li>
  t training from device.</

14. WE is HIGH for Read cycle.




## Switching Waveforms (continued)

## Read Cycle No. 2 (OE Controlled)<sup>[14, 15]</sup>



# Write Cycle No. 1 (WE Controlled)<sup>[12, 16, 17, 18]</sup>




#### Note:






# Switching Waveforms (continued)



# Write Cycle No. 2 (CE</> Tel: or CE</> Controlled)<sup>[12, 16, 17, 18]</sup>


## Write Cycle No. 3 (WE Controlled, OE LOW)<sup>[17, 18]</sup>





## Switching Waveforms (continued)

Write Cycle No. 4 (BHE</>BLE</>Controlled, OE</>LOW)</>[17]



#### Notes:

- 16. Data I/O is high-impedance if OE = V<sub>IH</sub>.
  17. If CE<sub>1</sub> goes HIGH or CE<sub>2</sub> goes LOW simultaneously with WE HIGH, the output remains in a high-impedance state.
  18. During the DON'T CARE period in the DATA I/O waveform, the I/Os are in output state and input signals should not be applied.

## **Truth Table**


CE <sub>1</sub>	CE <sub>2</sub>	WE	OE	BHE	BLE	Input / Outputs	Mode	Power
Н	Х	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby(I <sub>SB</sub> )
Х	L	Х	Х	Х	Х	High Z	Deselect/Power-down	Standby(I <sub>SB</sub> )
Х	Х	Х	Х	Н	Н	High Z	Deselect/Power-down	Standby(I <sub>SB</sub> )
L	Н	Н	L	L	L	Data Ou <b>(</b> I/O0- I/O15)	Read	Active(I <sub>CC</sub> )
L	Н	Η	L	Н	L	Data Ou <b>(</b> I/O0- I/O7); High Z (I/O8- I/O15)	Read	Active(I <sub>CC</sub> )
L	Н	Н	L	L	Н	High Z (I/O0- I/O7); Data Ou <b>(</b> I/O8- I/O15)	Read	Active(I <sub>CC</sub> )
L	Н	Н	Н	L	Н	High Z	Output Disabled	Active(I <sub>CC</sub> )
L	Н	Н	Н	Н	L	High Z	Output Disabled	Active(I <sub>CC</sub> )
L	Н	Н	Н	L	L	High Z	Output Disabled	Active(I <sub>CC</sub> )
L	Н	L	Х	L	L	Data In (I/O0-I/O15)	Write	Active(I <sub>CC</sub> )
L	Н	L	Х	Н	L	Data In (I/O0- I/O7); High Z (I/O8- I/O15)	Write	Active(I <sub>CC</sub> )
L	Н	L	Х	L	Н	High Z (I/O0- I/O7); Data In (I/O8- I/O15)	Write	Active(I <sub>CC</sub> )



## Ordering Information

Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
55	CY62167DV18L-55**I	TBD	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	Industrial
	CY62167DV18LL-55**I	TBD	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	7
70	CY62167DV18L-70**I	TBD	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	Industrial
	CY62167DV18LL-70**I	TBD	48-ball Fine Pitch BGA (8.0 x 9.5 x 1.0 mm)	7

## Package Diagram



MoBL is a registered trademark, and MoBL2 and More Battery Life are trademarks of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

© Cypress Semiconductor Corporation, 2003. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress Semiconductor against all charges.



# **Document History Page**

	Document Title: CY62167DV18MoBL2™ 16M (1024K x 16) Static RAM Document Number: 38-05326									
REV. ECN NO. Issue Orig. of Change				Description of Change						
**	118406	09/30/02	GUG	New Data Sheet						
*A	123690	02/11/03	DPM Changed Advance to Preliminary Added package diagram							
*B	126554	04/25/03	DPM	Minor Change: Changed sunset owner from DPM to HRT						