General Description

The MAX4747-MAX4750 low-voltage, guad single-pole single-throw (SPST)/dual single-pole/double-throw (SPDT) analog switches operate from a single +2V to +11V supply and handle rail-to-rail analog signals. These switches exhibit low leakage current (0.1nA) and consume less than 0.5nW (typ) of quiescent power, making them ideal for battery-powered applications.

When powered from a +3V supply, these switches feature 50 Ω (max) on-resistance (R_{ON}), with 3.5 Ω (max) matching between channels and 9Ω (max) flatness over the specified signal range.

The MAX4747 has four normally open (NO) switches, the MAX4748 has four normally closed (NC) switches, and the MAX4749 has two NO and two NC switches. The MAX4750 has two SPDT switches. These switches are available in 14-pin TSSOP, 16-pin thin QFN (4mm x 4mm), and 16-bump chip-scale packages (UCSP[™]). This tiny chip-scale package occupies a 2mm x 2mm area and significantly reduces the required PC board area.

Applications

Battery-Powered Systems Audio/Video-Signal Routing Low-Voltage Data-Acquisition Systems **Cell Phones Communications Circuits Glucose Meters** PDAs

- 2mm × 2mm UCSP Guaranteed On-Resistance (RON) 25Ω (max) at +5V
- 50Ω (max) at +3V
- On-Resistance Matching 3Ω (max) at +5V 3.5Ω (max) at +3V
- Guaranteed < 0.1nA Leakage Current at</p> $T_A = +25^{\circ}C$
- Single-Supply Operation from +2.0V to +11V
- TTL/CMOS-Logic Compatible
- -84dB Crosstalk (1MHz)
- -72dB Off-Isolation (1MHz)
- Low Power Consumption: 0.5nW (typ)
- Rail-to-Rail Signal Handling

Ordering Information


PART	TEMP RANGE	PIN-/BUMP- PACKAGE	TOP MARK
MAX4747EUD	-40°C to +85°C	14 TSSOP	
MAX4747ETE	-40°C to +85°C	16 Thin QFN-EP*	
MAX4747EBE-T	-40°C to +85°C	16 UCSP-16	4747

*EP = Exposed paddle.

Ordering Information continued at end of data sheet.

UCSP is a trademark of Maxim Integrated Products, Inc.

Pin Configurations/Truth Tables



Maxim Integrated Products 1

For pricing, delivery, and ordering information, please contact Maxim/Dallas Direct! at 1-888-629-4642, or visit Maxim's website at www.maxim-ic.com.

Features

ABSOLUTE MAXIMUM RATINGS

(All voltages referenced to GND.)

V+		0.3V to +12V
IN_, COM_, NO)_, NC_ (Note 1)	
Continuous Cu	rrent (any pin)	±10mA
		10% duty cycle) ±20mA
Continuous Po	wer Dissipation ($T_A = +T_A$	70°C)

14-Pin TSSOP (derate 6.3mW/°C above +70°C)500mW 16-Pin Thin QFN (derate 16.9mW/°C above +70°C)1349mW 16-Bump UCSP (derate 8.3mW/°C above +70°C)659mW

Operating Temperature Range	40°C to +85°C
Storage Temperature Range	
Maximum Junction Temperature	+150°C
Bump Temperature (soldering)	
Infrared (15s)	+220°C
Vapor Phase (60s)	
Lead Temperature (soldering, 10s)	+300°C

Note 1: Signals on IN_, NO_, NC_, or COM_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—Single +3V Supply

 $(V + = +3V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at V + = +3V, $T_A = +25^{\circ}C$.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}			0		V+	V
			+25°C		17	50	
On-Resistance	R _{ON}	$V_{+} = +2.7V, I_{COM} = 5mA,$ V_{NO} or $V_{NC} = +1.5V$	T _{MIN} to T _{MAX}			60	Ω
On-Resistance Matching			+25°C		0.2	3.5	
Between Channels (Notes 5, 6)	ΔR_{ON}	$V_{+} = +2.7V, I_{COM} = 5mA,$ V_{NO} or $V_{NC} = +1.5V$	T _{MIN} to T _{MAX}			4.5	Ω
			+25°C		2.7	9	
On-Resistance Flatness (Note 7)	R _{FLAT(ON)}	V+ = +2.7V, I_{COM} = 5mA, V _{NO} or V _{NC} = +1V, +1.5V, +2V	T _{MIN} to T _{MAX}			11	Ω
		V+ = +3.6V,	+25°C	-0.1		+0.1	
NO_ or NC_ Off-Leakage Current (Note 8)	I _{NO_} (OFF), I _{NC} _(OFF)	V _{COM} = +0.3V, +3V, V _{NO} or V _{NC} = +3V, +0.3V	T _{MIN} to T _{MAX}	-2		+2	nA
		V+ = +3.6V,	+25°C	-0.1		+0.1	
COM_ Off-Leakage Current (Note 8)	ICOM_(OFF)	$V_{COM_}$ = +0.3V, +3V, $V_{NO_}$ or $V_{NC_}$ = +3V, +0.3V	T _{MIN} to T _{MAX}	-2		+2	nA
COM_ On-Leakage Current		V+ = +3.6V, V _{COM} _ = +0.3V, +3.0V,	+25°C	-0.2		+0.2	D
(Note 8)	ICOM_(ON)	$V_{NO_or} V_{NC_or} = +0.3V, +3V, or floating$	T _{MIN} to T _{MAX}	-4		+4	nA

ELECTRICAL CHARACTERISTICS—Single +3V Supply (continued)

 $(V_{+} = +3V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_{A} = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at $V_{+} = +3V$, $T_{A} = +25^{\circ}C$.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	ТҮР	MAX	UNITS
DYNAMIC	•						•
			+25°C		57	150	
Turn-On Time	ton	$\label{eq:VNO_orVNC_} V_{NO_} \text{ or } V_{NC_} = +1.5 \text{V}, \\ \text{R}_{\text{L}} = 300 \Omega, \ \text{C}_{\text{L}} = 35 \text{pF}, \ \text{Figure 2}$	T _{MIN} to T _{MAX}			170	ns
			+25°C		24	60	
Turn-Off Time	tOFF	$\label{eq:VNO_orVNC_} V_{NO_} \text{ or } V_{NC_} = +1.5V, \\ R_L = 300\Omega, \ C_L = 35\text{pF}, \ \text{Figure 2}$	T _{MIN} to T _{MAX}			70	ns
Break-Before-Make			+25°C		33		
(MAX4749/MAX4750 Only) (Note 8)	t _{BBM}	$\label{eq:VNO_orVNC_} V_{NO_orV_{NC_}} = +1.5V, \\ R_L = 300\Omega, \ C_L = 35pF, \ Figure \ 3$	T _{MIN} to T _{MAX}	1			ns
Charge Injection	Q	$V_{GEN} = 0V, R_{GEN} = 0, C_L = 1.0nF,$ Figure 4	+25°C		7		рС
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, 50 Ω in and out	+25°C		250		MHz
Off-Isolation (Note 9)	V _{ISO}	f = 1MHz, V_{NO} = 1 V_{RMS} , R _L = 50Ω, C _L = 5pF, Figure 5	+25°C		-72		dB
Crosstalk (Note 10)	VCT	f = 1MHz, V_{NO} = 1 V_{RMS} , R _L = 50Ω, C _L = 5pF, Figure 6	+25°C		84		dB
NO_ or NC_ Off-Capacitance	COFF	f = 1MHz, Figure 7	+25°C		20		рF
COM_ Off-Capacitance	CCOM_(OFF)	f = 1MHz, Figure 7	+25°C		20		pF
COM_ On-Capacitance	C _{COM} (ON)	f = 1MHz, Figure 7	+25°C		40		pF
LOGIC INPUT							
Input Logic High	VIH			1.4			V
Input Logic Low	VIL					0.8	V
Input Leakage Current	lin	$V_{IN} = 0V \text{ or } V+$		-1	+0.005	+1	μA
POWER SUPPLY							
Power-Supply Range	V+			2		11	V
Positive Supply Current	۱+	$V_{+} = +5.5V$, $V_{IN} = 0V$ or V_{+} , all switches on or off			0.0001	1	μA

ELECTRICAL CHARACTERISTICS—Single +5V Supply

 $(V + = +5V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at V + = +5V, $T_A = +25^{\circ}C$.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	ТҮР	MAX	UNITS
ANALOG SWITCH							
Analog Signal Range	V _{COM_} , V _{NO_} , V _{NC_}			0		V+	V
		V+ = +4.5V,	+25°C		8.2	25	
On-Resistance	R _{ON}	I_{COM} = 5mA, V _{NO} or V _{NC} = +3.0V	T _{MIN} to T _{MAX}			30	Ω
On-Resistance Matching			+25°C		0.1	3	
Between Channels (Notes 5, 6)	ΔR_{ON}	$V_{+} = +4.5V, I_{COM_{-}} = 5mA, V_{NO_{-}} \text{ or } V_{NC_{-}} = +3.0V$	T _{MIN} to T _{MAX}			4	Ω
On Desistence Flatance			+25°C		2.2	5	
On-Resistance Flatness (Notes 7)	R _{FLAT} (ON)	$V_{+} = +4.5V, I_{COM_{-}} = 5mA,$ $V_{NO_{-}} \text{ or } V_{NC_{-}} = +1V, +2V, +3V$	T _{MIN} to T _{MAX}			7	Ω
		V+ = +5.5V,	+25°C	-0.1		+0.1	
NO_ or NC_ Off-Leakage Current (Note 8)	INO_(OFF), INC_(OFF)	$V_{COM_} = +1V, +4.5V,$ $V_{NO_} \text{ or } V_{NC_} = +4.5V, +1V$	T _{MIN} to T _{MAX}	-2		+2	nA
		V+ = +5.5V.	+25°C	-0.1		+0.1	
COM_ Off-Leakage Current (Note 8)	ICOM_(OFF)	V_{COM} = +1V, +4.5V, V_{NO} or V_{NC} = +4.5V, +1V	T _{MIN} to T _{MAX}	-2		+2	nA
COM_ On-Leakage Current		V+ = +5.5V, V _{COM} = +1V, +4.5V,	+25°C	-0.2		+0.2	
(Note 8)	ICOM_(ON)	V_{NO_o} or V_{NC_o} = +1V, +4.5V, or floating	T _{MIN} to T _{MAX}	-4		+4	nA
DYNAMIC			•				
		V_{NO} or V_{NC} = +3.0V,	+25°C		36	85	
Turn-On Time	ton	$R_L = 300\Omega$, $C_L = 35pF$, Figure 2	T _{MIN} to T _{MAX}			95	ns
		V_{NO} or V_{NC} = +3.0V,	+25°C		19	45	
Turn-Off Time	tOFF	$R_L = 300\Omega$, $C_L = 35pF$, Figure 2	T _{MIN} to T _{MAX}			55	ns
Break-Before-Make		V_{NO} or V_{NC} = +3.0V,	+25°C		14		
(MAX4749/MAX4750 Only) (Note 8)	^t BBM	$R_L = 300\Omega$, $C_L = 35pF$, Figure 3	T _{MIN} to T _{MAX}	1			ns
Charge Injection	Q	$V_{GEN} = 0V, R_{GEN} = 0,$ $C_L = 1.0nF, Figure 4$	+25°C		9		рС
On-Channel -3dB Bandwidth	BW	Signal = 0dBm, 50Ω in and out	+25°C		250		MHz
Off-Isolation (Note 9)	VISO	f = 1MHz, V _{NO} = 1V _{RMS} , R _L = 50Ω, C _L = 5pF, Figure 5	+25°C		-72		dB



ELECTRICAL CHARACTERISTICS—Single +5V Supply (continued)

 $(V + = +5V \pm 10\%, V_{IH} = +2.0V, V_{IL} = +0.8V, T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted. Typical values are at V + = +5V, $T_A = +25^{\circ}C$.) (Notes 3, 4)

PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Crosstalk (Note 10)	V _{CT}	f = 1MHz, $V_{NO_}$ = 1 V_{RMS} , R _L = 50Ω, C _L = 5pF, Figure 6	+25°C		-84		dB
NO_ or NC_ Off-Capacitance	COFF	f = 1MHz, Figure 7	+25°C		20		рF
COM_ Off-Capacitance	CCOM_(OFF)	f = 1MHz, Figure 7	+25°C		20		рF
COM_ On-Capacitance	C _{COM} (ON)	f = 1MHz, Figure 7	+25°C		40		pF
LOGIC INPUT							
Input Logic High	VIH			2			V
Input Logic Low	VIL					0.8	V
Input Leakage Current	lin	V _{IN} = 0V or V+		-1	+0.005	+1	μA
POWER SUPPLY							
Power-Supply Range	V+			2		11	V
Positive Supply Current	1+	$V_{+} = +5.5V$, $V_{IN} = 0V$ or V_{+} , all switches on or off			0.0001	1	μA

Note 3: The algebraic convention, where the most negative value is a minimum and the most positive value a maximum, is used in this data sheet.

Note 4: UCSP parts are 100% tested at +25°C only, and are guaranteed by design over temperature. TSSOP and Thin QFN parts are 100% tested at +85°C and guaranteed by design over temperature.

Note 5: $\Delta R_{ON} = R_{ON(MAX)} - R_{ON(MIN)}$.

Note 6: UCSP and Thin QFN on-resistance matching between channels is guaranteed by design.


Note 7: Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal range.

Note 8: Guaranteed by design.


Note 9: Off-isolation = $20 \log_{10} (V_{NO}_{OM}), V_{NO}_{OM}$ = output, V_{COM} = input to off switch.

Note 10: Between any two switches.

 $(T_A = +25^{\circ}C, unless otherwise noted.)$



Typical Operating Characteristics



Typical Operating Characteristics (continued)

_Pin Description—TSSOP

	F	PIN			FUNCTION
MAX4747	MAX4748	MAX4749	MAX4750	NAME	FUNCTION
1, 3, 8, 11	—	_	—	NO1–NO4	Analog-Switch Normally Open Terminals
	1, 3, 8, 11	—	—	NC1–NC4	Analog-Switch Normally Closed Terminals
_	—	1, 8	—	NO1, NO3	Analog-Switch Normally Open Terminals
_	—	_	1, 8	NO1, NO2	Analog-Switch Normally Open Terminals
_	—	_	4, 11	NC1, NC2	Analog-Switch Normally Closed Terminals
_	—	3, 11	—	NC2, NC4	Analog-Switch Normally Closed Terminals
2, 4, 9, 10	2, 4, 9, 10	2, 4, 9, 10	—	COM1-COM4	Analog-Switch Common Terminal
_	—	_	2, 9	COM1, COM2	Analog-Switch Common Terminal
13, 5, 6, 12	13, 5, 6, 12	13, 5, 6, 12	—	IN1–IN4	Logic-Control Digital Input
—	—	—	13, 6	IN1, IN2	Logic-Control Digital Input
7	7	7	7	GND	Ground. Connect to digital ground.
14	14	14	14	V+	Positive Analog and Digital Supply Voltage Input. Internally connected to substrate.
	—	_	3, 5, 10, 12	N.C.	No Connection. Not internally connected.

Pin Description—UCSP

	Р	IN			FUNCTION
MAX4747	MAX4748	MAX4749	MAX4750	NAME	FUNCTION
B1, A2, C4, D2		_	_	NO1–NO4	Analog-Switch Normally Open Terminals
	B1, A2, C4, D2	_		NC1-NC4	Analog-Switch Normally Closed Terminals
_	_	B1, C4		NO1, NO3	Analog-Switch Normally Open Terminals
_	—	_	B1, C4	NO1, NO2	Analog-Switch Normally Open Terminals
_	_	_	A3, D2	NC1, NC2	Analog-Switch Normally Closed Terminals
_	_	A2, D2		NC2, NC4	Analog-Switch Normally Closed Terminals
A1, A3, D4, D3	A1, A3, D4, D3	A1, A3, D4, D3	—	COM1-COM4	Analog-Switch Common Terminal
_	—	_	A1, D4	COM1, COM2	Analog-Switch Common Terminal
C1, A4, B4, D1	C1, A4, B4, D1	C1, A4, B4, D1	—	IN1–IN4	Logic-Control Digital Input
_	—	_	C1, B4	IN1, IN2	Logic-Control Digital Input
C3	C3	C3	C3	GND	Ground. Connect to digital ground.
B2	B2	B2	B2	V+	Positive Analog and Digital Supply Voltage Input. Internally connected to substrate.
_	—	—	A2, A4, D1, D3	N.C.	No Connection. Not internally connected.

MAX4747-MAX4750

_____Pin Description—Thin QFN

		PIN		NAME	FUNCTION
MAX4747	MAX4748	MAX4749	MAX4750	NAME	FUNCTION
1, 3	1, 3	1, 3	4, 12	COM1, COM2	Analog-Switch Common Terminals
2		_	3	NO2	Analog-Switch Normally Open Terminal
4, 13	4, 13	4, 13	2, 10	IN2, IN1	Logic-Control Digital Inputs
5, 12	5, 12	5, 12	—	IN3, IN4	Logic-Control Digital Inputs
6	6	6	6	GND	Ground. Connect to digital ground.
7		7	_	NO3	Analog-Switch Normally Open Terminal
8, 14	8, 14	8, 14	1, 5, 8, 9, 13, 14	N.C.	No Connection. Not internally connected.
9, 10	9, 10	9, 10	—	COM3, COM4	Analog-Switch Common Terminals
11	_	_		NO4	Analog-Switch Normally Open Terminal
15	15	15	15	V+	Positive Supply-Voltage Input
16	_	16	11	NO1	Analog-Switch Normally Open Terminal
_	2	2	7	NC2	Analog-Switch Normally Closed Terminal
_	7	—	—	NC3	Analog-Switch Normally Closed Terminal
	11	11	_	NC4	Analog-Switch Normally Closed Terminal
_	16	_	16	NC1	Analog-Switch Normally Closed Terminal
EP	EP	EP	EP	EP	Exposed Paddle. Connect exposed paddle to V+.

Applications Information

Operating Considerations for High-Voltage Supply

The MAX4747–MAX4750 operate to +11V with some precautions. The absolute maximum rating for V+ is +12V (referenced to GND). When operating near this region, bypass V+ with a minimum 0.1μ F capacitor to ground as close to the IC as possible.

Logic Levels

The MAX4747–MAX4750 are TTL compatible when powered from a single +3V supply. When powered from other supply voltages, the logic inputs should be driven rail-to-rail. For example, with a +11V supply, IN_ should be driven low to 0V and high to 11V. With a +3.3V supply, IN_ should be driven low to 0V and high to 3.3V. Driving IN_ rail-to-rail minimizes power consumption.

Analog Signal Levels

Analog signals that range over the entire supply voltage (GND to V+) pass with very little change in R_{ON} (see the *Typical Operating Characteristics*). The bidirectional switches allow NO_, NC_, and COM_ connections to be used as either inputs or outputs.

Power-Supply Sequencing and Overvoltage Protection

CAUTION: Do not exceed the absolute maximum ratings. Stresses beyond the listed ratings can cause permanent damage to the devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to < 20mA, add small-signal diode D1 as shown in Figure 1. If the analog signal can dip below GND, add D2. Adding protection diodes reduces the analog signal range to a diode drop (about 0.7V) below V+ (for D1), and to a diode drop above ground (for D2). Leakage is unaffected by adding the diodes. On-resistance increases slightly at low supply voltages. Maximum supply voltage (V+) must not exceed +11V.

_Test Circuits/Timing Diagrams





Figure 1. Overvoltage Protection Using External Blocking Diodes

Adding protection diodes causes the logic thresholds to be shifted relative to the power-supply rails. The most significant shift occurs when using low supply voltages (+5V or less). With a +5V supply, TTL compatibility is not guaranteed when protection diodes are added. Driving IN_ and IN_ all the way to the supply rails (i.e., to a diode drop higher than the V+ pin, or to a diode drop lower than the GND pin) is always acceptable.

Protection diodes D1 and D2 also protect against some overvoltage situations. Using the circuit in Figure 1, no damage results if the supply voltage is below the absolute maximum rating (+12V) and if a fault voltage up to the absolute maximum rating (V+ + 0.3V) is applied to an analog signal terminal.

UCSP Applications Information

For the latest application details on UCSP construction, dimensions, tape carrier information, PC board techniques, bump-pad layout, and recommended reflow temperature profile, as well as the latest information on reliability testing results, refer to the Application Note: UCSP—A Wafer-Level Chip-Scale Package on Maxim's web site at www.maxim-ic.com/ucsp.



Test Circuits/Timing Diagrams (continued)

Figure 2. Switching Time





Figure 3. Break-Before-Make Interval








Figure 5. Off-Isolation/On-Channel Bandwidth




Figure 7. Channel Off-/On-Capacitance

Test Circuits/Timing Diagrams (continued)




Figure 6. Crosstalk


Ordering Information (continued)

PART	TEMP RANGE	PIN-/BUMP- PACKAGE	TOP MARK
MAX4748EUD	-40°C to +85°C	14 TSSOP	_
MAX4748ETE	-40°C to +85°C	16 Thin QFN-EP*	_
MAX4748EBE-T	-40°C to +85°C	16 UCSP-16	4748
MAX4749EUD	-40°C to +85°C	14 TSSOP	_
MAX4749ETE	-40°C to +85°C	16 Thin QFN-EP*	_
MAX4749EBE-T	-40°C to +85°C	16 UCSP-16	4749
MAX4750EUD	-40°C to +85°C	14 TSSOP	
MAX4750ETE	-40°C to +85°C	16 Thin QFN-EP*	
MAX4750EBE-T	-40°C to +85°C	16 UCSP-16	4750

*EP = Exposed paddle.

Chip Information


TRANSISTOR COUNT: 130 PROCESS: CMOS



_Pin Configurations/Truth Tables (continued)


_Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



_Package Information (continued)


(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



M/IXI/M

_Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to **www.maxim-ic.com/packages**.)



MAX4747-MAX4750

Revision History

Pages changed at Rev 2: 1, 2, 8, 9, 11, 13, 14, 15

Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.

Maxim Integrated Products, 120 San Gabriel Drive, Sunnyvale, CA 94086 408-737-7600 _

© 2006 Maxim Integrated Products

is a registered trademark of Maxim Integrated Products, Inc.

15

HAT'S NEW PROE		ITIONS	DESIGN	APPNOTES	SUPPORT	SITE SEARCH BUY	COMPANY	MEMBER
				ATTROLO				
			M	AX4750				
			Part N	lumber Ta	ble			
Notes:								
3. Didn't Find one busine	What You Ne ess day.	eed? Ask	our applicatio	ns engineers. I	Expert assis	naxim-ic.com/s stance in findin		ally within
full data sh 5. * Some pa product us	neet or Part N ckages have	Naming Co	onventions. s, listed on th Package: 1		kgCode/Var	<pre># = RoHS/lead- iation" tells wh Temp</pre>		the d-Free?
full data sh 5. * Some pa product us Part Number	neet or Part N ckages have es. Free	Variation Buy	Package: 1 THIN QFN;10 Dwg: 21-013	ne drawing. "Pk TYPE PINS SIZ DRAWING COL 5 pin;4X4X0.8n	kgCode/Var ZE DE/VAR * nm	iation" tells wh	ich variation RoHS/Lea Materials	the d-Free? Analysis Free: No
full data sh 5. * Some pa product us Part Number MAX4750ETE	neet or Part N ckages have es. Free	Variation Buy	Package: 1 Package: 1 THIN QFN;10 Dwg: 21-013 Use pkgcode THIN QFN;10 Dwg: 21-013	TYPE PINS SIZ DRAWING COL 5 pin;4X4X0.8n 39E (PDF) 2/variation: T16 5 pin;4X4X0.8n	kgCode/Var ZE DE/VAR * nm 544-4* nm	iation" tells wh	ich variation RoHS/Lea Materials RoHS/Lead- Materials A	the d-Free? Analysis -Free: No nalysis
full data sh 5. * Some pa product us	neet or Part N ckages have es. Free	Variation Buy	Package: 1 Package: 1 THIN QFN;10 Dwg: 21-013 Use pkgcode THIN QFN;10 Dwg: 21-013 Use pkgcode THIN QFN;10 Dwg: 21-013	ne drawing. "Pk TYPE PINS SIZ DRAWING COL 5 pin;4X4X0.8n 39E (PDF) 2/variation: T16 5 pin;4X4X0.8n 39E (PDF) 2/variation: T16 5 pin;4X4X0.8n	kgCode/Var ZE DE/VAR * nm 544-4* nm 544-4* nm	Temp -40C to +85C	ich variation RoHS/Lea Materials RoHS/Lead Materials An RoHS/Lead Materials An	the d-Free? Analysis Free: No nalysis Free: No nalysis
full data sh 5. * Some pa product us Part Number MAX4750ETE MAX4750ETE-T	neet or Part N ckages have es. Free	Variation Buy	Package: 1 THIN QFN;16 Dwg: 21-013 Use pkgcode THIN QFN;16 Dwg: 21-013 Use pkgcode THIN QFN;16 Dwg: 21-013 Use pkgcode THIN QFN;16 Dwg: 21-013 Use pkgcode THIN QFN;16 Dwg: 21-013	TYPE PINS SIZ DRAWING COL 5 pin;4X4X0.8n 39E (PDF) 2/variation: T16 5 pin;4X4X0.8n 39E (PDF) 2/variation: T16 5 pin;4X4X0.8n 39E (PDF) 2/variation: T16 5 pin;4X4X0.8n 39E (PDF)	<pre><gcode <="" pre="" var=""> <pre> ZE DE/VAR * nm 544-4* nm 544-4* nm 544+4* nm</pre></gcode></pre>	Temp -40C to +85C -40C to +85C	ich variation RoHS/Lead Materials RoHS/Lead Materials An RoHS/Lead Materials An RoHS/Lead	the d-Free? Analysis -Free: No nalysis -Free: No nalysis -Free: Yes

MAX4750ETE	THIN QFN;16 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1644-4*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4750ETE-T	THIN QFN;16 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1644-4*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4750ETE+	THIN QFN;16 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1644+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX4750ETE+T	THIN QFN;16 pin;4X4X0.8mm Dwg: 21-0139E (PDF) Use pkgcode/variation: T1644+4*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX4750EUD+T	TSSOP;14 pin;4.4mm Dwg: 21-0066I (PDF) Use pkgcode/variation: U14+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX4750EUD+	TSSOP;14 pin;4.4mm Dwg: 21-0066I (PDF) Use pkgcode/variation: U14+1*	-40C to +85C	RoHS/Lead-Free: Yes Materials Analysis
MAX4750EUD	TSSOP;14 pin;4.4mm Dwg: 21-0066I (PDF) Use pkgcode/variation: U14-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis

MAX4750EUD-T		TSSOP;14 pin;4.4mm Dwg: 21-0066I (PDF) Use pkgcode/variation: U14-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis	
MAX4750EBE		UCSP;14 pin; Dwg: 21-0101H (PDF) Use pkgcode/variation: B16-3*	0C to +70C	RoHS/Lead-Free: No Materials Analysis	
MAX4750EBE-T		UCSP;14 pin; Dwg: 21-0101H (PDF) Use pkgcode/variation: B16-3*	0C to +70C	RoHS/Lead-Free: No Materials Analysis	
Didn't Find What You Need?					
CONTACT US: SEND US AN EMAIL					
Copyright 2007 by Maxim Integrated Products, Dallas Semiconductor • Legal Notices • Privacy Policy					