



MOTOROLA
SEMICONDUCTOR
TECHNICAL DATA
NPN Silicon Power Transistors
Horizontal Deflection

... specifically designed for use in large screen color deflection circuits.

- Glass Passivated (Patented Photoglass)
- Triple Diffused Mesa Technology for Long Term Stability
- Collector-Emitter Voltage — $V_{CE} = 1500$ Vdc
- Collector-Emitter Sustaining Voltage — $V_{CEO(sus)} = 700$ Vdc
- Switching Times with Inductive Loads, $t_f = 0.5 \mu s$ (Typ) @ $I_C = 4.5$ A
- Optimum Drive Condition Curves
- Glass Base-Collector Junction
- TO-218 Package for Low Cost Mounting
- Available with Internal Flyback Diode, "D" Suffix


BU508
BU508D
BU508A
BU508AD
POWER TRANSISTORS
8 AMPERES
1500 VOLTS

CASE 340-02
TO-218AC
MAXIMUM RATINGS

Rating	Symbol	All Parts	Unit
Collector-Emitter Voltage	$V_{CEO(sus)}$	700	Vdc
Collector-Emitter Voltage	V_{CES}	1500	Vdc
Emitter Base Voltage	V_{EB}	5	Vdc
Collector Current — Continuous	I_C	8	Adc
Peak(1)	I_{CM}	15	
Base Current — Continuous	I_B	4	Adc
Peak(1)	I_{BM}	6	
Total Power Dissipation @ $T_C = 25^\circ C$	P_D	125	Watts
Derate above $25^\circ C$		1	$W/^\circ C$
Operating and Storage Temperature Range	T_J, T_{stg}	-65 to +150	$^\circ C$

THERMAL CHARACTERISTICS

Characteristic	Symbol	Max	Unit
Thermal Resistance, Junction to Case	$R_{\theta JC}$	1	$^\circ C/W$
Maximum Lead Temperature for Soldering Purposes, 1/8" from Case for 5 seconds	T_L	275	$^\circ C$

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle \leq 10%.


BU508, BU508D, BU508A, BU508AD

T-33-13

ELECTRICAL CHARACTERISTICS (T_C = 25° unless otherwise noted)

Characteristic	Symbol	Min	Typ	Max	Unit
OFF CHARACTERISTICS(1)					
Collector-Emitter sustaining voltage (I _C = 100 mA, I _B = 0)	V _{CEO(sus)}	700	—	—	Vdc
Collector Cutoff Current (V _{CE} = 1500 Vdc, V _{BE} = 0, T _C = 25°C) (V _{CE} = 1500 Vdc, V _{BE} = 0, T _C = 125°C)	I _{CES}	—	—	0.1 2	mA
Emitter Base Leakage (V _{EB} = 6 V, I _C = 0)	I _{EBO}	—	—	10, 300	mA
ON CHARACTERISTICS(1)					
DC Current Gain (I _C = 4.5 A, V _{CE} = Vdc)	h _{FE}	2.25	—	—	—
Collector-Emitter Saturation Voltage (I _C = 4.5 A, I _B = 2 A)	V _{CE(sat)}	—	—	3 1	Vdc
Base Emitter Saturation Voltage (I _C = 4.5 A, I _B = 2 A)	V _{BE(sat)}	—	—	1.3	Vdc
Second Breakdown Collector Current with Base Forward Biased	I _{S/b}	See Figure 11			
DYNAMIC CHARACTERISTICS					
Current-Gain — Bandwidth Product (I _C = 0.1 A, V _{CE} = 5 Vdc, f _{test} = 1 MHz)	f _T	—	7	—	MHz
Output Capacitance (V _{CB} = 10 Vdc, I _E = 0, f = 0.1 MHz)	C _{ob}	—	125	—	pF
SWITCHING CHARACTERISTICS					
Fall Time (I _C = 4.5 A, I _B = 1.8 A, L _B = 10 μH, see Figure 1)	t _f	—	8 0.5	—	μs

(1) Pulse Test: Pulse Width = 5 ms, Duty Cycle ≤ 10%.



DRIVER TRANSFORMER (T1)

- Ferroxcube pot core #4229P-L00-3C8
- Adjust gap for primary inductance L_p = 70 mH (approximately 5 mil spacer)
- Primary 230T #28 AWG (5 layers)
- Secondary 15T #22 AWG (1 layer)
- Secondary leakage inductance should be less than 3 μH
- Use 3 mil mylar tape between each winding layer

I _C A	L mH	C μF
3.5	0.87	0.013
4.5	0.67	0.017

Figure 1. Switching Times Test Circuit

3

BASE DRIVE: The Key to Performance

By now, the concept of controlling the shape of the turn-off base current is widely accepted and applied in horizontal deflection design. The problem stems from the fact that good saturation of the output device, prior to turn-off, must be assured. This is accomplished by providing more than enough I_{B1} to satisfy the lowest gain output device h_{FE} at the end of scan I_{CM} . Worst-case component variations and maximum high voltage loading must also be taken into account.

If the base of the output transistor is driven by a very low impedance source, the turn-off base current will reverse very quickly as shown in Figure 2. This results in rapid, but only partial, collector turn-off, because excess carriers become trapped in the high resistivity collector and the transistor is still conductive. This is a high dissipation mode, since the collector voltage is rising very rapidly. The problem is overcome by adding inductance to the base circuit to slow the base current reversal as shown in Figure 3, thus allowing excess carrier recombination in the collector to occur while the base current is still flowing.

Choosing the right L_B is usually done empirically, since the equivalent circuit is complex, and since there are several important variables (I_{CM} , I_{B1} , and h_{FE} at I_{CM}). One method is to plot fall time as a function of L_B , at the desired conditions, for

several devices within the h_{FE} specification. A more informative method is to plot power dissipation versus I_{B1} for a range of values of L_B . This kind of analysis shows the parameter which really matters is dissipation, whether caused by switching or by saturation. The negative slope of these curves at the left (low I_{B1}) is caused by saturation losses. The positive slope portion at higher I_{B1} , and low values of L_B is due to switching losses as described above. For very low L_B a very narrow optimum is obtained. This occurs when $I_{B1} h_{FE} = I_{CM}$, and therefore would be acceptable only for the "typical" device with constant I_{CM} . As L_B is increased, the curves become broader and flatter above the $I_{B1} h_{FE} = I_{CM}$ point as the turn-off "tails" are brought under control. Eventually, if L_B is raised too far, the dissipation all across the curve will rise, due to poor *initiation* of switching rather than tailing. Plotting this type of curve family for devices of different h_{FE} , essentially moves the curves to the left or right according to the relation $I_{B1} h_{FE} = \text{constant}$. It then becomes obvious that, for a specified I_{CM} , an L_B can be chosen which will give low dissipation over a range of h_{FE} and/or I_{B1} . The only remaining decision is to pick I_{B1} high enough to accommodate the lowest h_{FE} part specified. Neither L_B nor I_{B1} are absolutely critical, and should be selected for the specific required condition. Similar curves relating to this discussion can be found on Motorola's data sheet for the BU207.


TEST CIRCUIT WAVEFORMS

Figure 2.




Figure 3.

TEST CIRCUIT OPTIMIZATION

The test circuit may be used to evaluate devices in the conventional manner, i.e., to measure fall time, storage time, and saturation voltage. However, this circuit was designed to evaluate devices by a simple criterion, power supply input. Excessive power input can be caused by a variety of problems, but it is the dissipation in the transistor that is of fundamental impor-

tance. Once the required transistor operating current is determined, fixed circuit values may be selected from the table. Factory testing is performed by reading the current meter only, since the input power is proportional to current. No adjustment of the test apparatus is required.




Figure 4. Typical dc Current Gain




Figure 5. Typical Collector Saturation Voltage




Figure 6. Typical Base Emitter Saturation Voltage




Figure 7. Typical Collector Saturation Region

3




Figure 8. Typical Damper Diode Forward Voltage*




Figure 9. Power-Temperature Derating Curve




Figure 10. Thermal Response




Figure 11. Maximum Forward Biased Safe Operating Area

Note (2) Operation in this area limited to Pulse Width < 20 μs ,
 Duty Cycle < 0.25, $R_{BE} < 100$ ohms

