√54/74122 010 656

RETRIGGERABLE RESETTABLE MULTIVIBRATOR


DESCRIPTION — The '122 features positive and negative dc level triggering inputs, complementary outputs, an optional 10 kΩ internal timing resistor and an overiding Direct Clear (\overline{C}_D) input. When the circuit is in the quasi-stable (delay) state, another trigger applied to the inputs (per Truth Table) will cause the delay period to start again, without disturbing the outputs. This process can be repeated indefinitely and thus the output pulse period (Q HIGH, \overline{Q} LOW) can be made as long as desired. Alternatively, a delay period can be terminated by a LOW signal applied to \overline{C}_D , which also prevents triggering. An internal connection from \overline{C}_D to the input gate makes it possible to trigger the circuit by a positive-going signal on \overline{C}_D , as shown in the Truth Table. For timing capacitor values greater than 1000 pF, the output pulse width is defined as follows:

 $t_{w} = 0.32 \; R_X \, C_X \; (1.0 + 0.7/R_X)$ Where t_w is in ns, R_X is in $k\Omega$ and C_X is in pF.


ORDERING CODE: See Section 9

í	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG			
PKGS	ОИТ	$V_{CC} = +5.0 \text{ V}, \pm 5\%,$ $T_A = 0^{\circ} \text{ C to } +70^{\circ} \text{ C}$	$V_{CC} = \pm 5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{C to} + 125^{\circ}\text{C}$	TYPE			
Plastic DIP (P)	А	74122PC		9A			
Ceramic DIP (D)	Α	74122DC	54122DM	6A			
Flatpak (F)	Α	74122FC	54122FM	31			

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74 (U.L.) HIGH/LOW
1, Ā2 1, B2 D , Q	Trigger Inputs (Active Falling Edge) Trigger Inputs (Active Rising Edge) Direct Clear Inputs (Active LOW) Outputs	1.0/1.0 1.0/1.0 2.0/2.0 20/10

TRIGGERING TRUTH TABLE


INPUTS*					RESPONSE	
Ē□	Ā ₁	Ā ₂	B ₁	B ₂		
L X X H	×ン//	X L X	X X L H	X X H	No Trigger No Trigger No Trigger Trigger	
X X X	X H L	X H X X	\ \ \ ±	×HH	No Trigger No Trigger Trigger Trigger	

H = HIGH Voltage Level L = LOW Voltage Level

X = Immaterial

*Input pins 1 and 2 are logically

interchangeable, as are input pins 3 and 4.






Fig. a

SYMBOL	PARAMETER	54	1/74	UNITS	CONDITIONS
		Min	Max		
los	Output Short Circuit Current	-10	-40	mA	V _{CC} = Max
lcc	Power Supply Current		28	mA	Vcc = Max

AC CHARACTERISTICS: V_{CC} = +5.0 V, T_A = +25°C (See Section 3 for waveforms and load configurations)

SYMBOL		54/74 C _L = 15 pF R _L = 400 Ω			CONDITIONS
	PARAMETER			UNITS	
		Min	Max		
tPLH	Propagation Delay B to Q		28	ns	
tРLН	Propagation Delay Ān to Q		33	ns	
tpHL	Propagation Delay B to Q		36	ns	$C_X = 0$ pF, $R_X = 5$ k Ω Fig. 3-1, Fig. a
tрнL	Propagation Delay Ā _n to Q		40	ns	
tPLH	Propagation Delay Co to Q		40	ns	
tpHL	Propagation Delay CD to Q		27	ns	$Cx = 0 pF, Rx = 5 k\Omega$ Figs. 3-1, 3-10
tw(out)	Pulse Width at Q with Zero Timing Capacitor		65	กร	C _X = 0 pF, R _X = 5 kΩ Fig. 3-1, Fig. a
t w(out)	Pulse Width with External Timing Components	3.08	3.76	μ\$	Cx = 1000 pF, Rx = 10 kΩ Figs. 3-1, Fig. a

AC OPERATING REQUIREMENTS: $V_{CC} = +5.0 \text{ V}$, $T_A = +25 ^{\circ} \text{C}$

SYMBOL	MBOL PARAMETER Trigger Pulse Width		54/74		UNITS	CONDITIONS
			Min 40	Max	ns	CONDITIONS
tw						
Rx	External Timing Resistor	XC XM	5.0 5.0	50 25	kΩ	Over Operating Vcc and Temperature Range
Cx	External Timing Capacitor		No Rest	trictions	pF	- The state of the