

# Low Power HDMI/DVI Transmitter with De-Interlacer and CEC

# ADV7541


#### **FEATURES**

#### General

- Low power HDMI/DVI transmitter ideal for portable applications
- De-interlacer operates from 480i to 1080i with no external memory required
- CEC controller and buffer reduces system overhead Incorporates HDMI v.1.4 (x.v.Color) technology
- Compatible with DVI v.1.0
- Optional embedded HDCP keys to support HDCP 1.3 Single 1.8 V supply
- Video/audio inputs accept logic levels from 1.8 V to 3.3 V  $\,$
- **Digital video** 
  - 150 MHz operation supports all video and graphics resolutions from 480i to 1080p
  - De-interlacer requires no external memory
  - Programmable 2-way color space converter
  - Supports RGB, YCbCr, and DDR
  - Supports ITU656-based embedded syncs
  - Auto input video format timing detection (CEA-861E)
- **Digital audio** 
  - Supports standard S/PDIF for stereo LPCM or compressed audio up to 192 kHz
- 2-channel uncompressed LPCM I<sup>2</sup>S audio up to 192 kHz Special features for easy system design
  - On-chip MPU with I<sup>2</sup>C master to perform EDID reading and HDCP operations; reports HDMI events through interrupts and registers
  - 5 V tolerant I<sup>2</sup>C and HPD I/Os, no extra device needed No audio master clock needed for supporting S/PDIF and I<sup>2</sup>S 5 V generator for Hot Plug detect in portable applications

#### **APPLICATIONS**

Cellular handsets Digital video cameras Digital still cameras Personal media players Gaming DVD players and recorders Digital set-top boxes HDMI repeaters



#### **GENERAL DESCRIPTION**

The ADV7541 is a 150 MHz, high definition multimedia interface (HDMI) transmitter. It supports HDTV formats up to 1080p and computer graphic resolutions up to SXGA at 75 Hz.

With the optional inclusion of embedded HDCP keys, the ADV7541 allows the secure transmission of protected content, as specified by the HDCP 1.3 protocol.

The ADV7541 supports x.v.Color<sup>™</sup> (Gamut Metadata) for a wider color gamut.

The ADV7541 supports both S/PDIF and 2-channel I<sup>2</sup>S audio. Its high fidelity, 2-channel I<sup>2</sup>S can transmit stereo at up to a 192 kHz sampling rate. The S/PDIF can carry stereo LPCM audio or compressed audio including Dolby\* Digital and DTS\*.

The ADV7541 helps to reduce system design complexity and cost by incorporating such features as an  $I^2C^*$  master for EDID reading and 5 V tolerance on  $I^2C$  and Hot Plug<sup>T</sup> detect pins.

Fabricated in an advanced CMOS process, the ADV7541 is available in a space-saving, 49-ball WLCSP surface-mount package. This package is RoHS compliant and specified to operate from  $-25^{\circ}$ C to  $+85^{\circ}$ C.

Rev. A

Information furnished by Analog Devices is believed to be accurate and reliable. However, no responsibility is assumed by Analog Devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. Specifications subject to change without notice. No license is granted by implication or otherwise under any patent or patent rights of Analog Devices. Trademarks and registered trademarks are the property of their respective owners.

### TABLE OF CONTENTS

Features	1
Applications	1
Functional Block Diagram	1
General Description	1
Revision History	2
Specifications	3
Electrical Specifications	3
Absolute Maximum Ratings	5

### 

#### **REVISION HISTORY**

6/10—Rev. 0 to Rev. A	
Updated to HDMI v.1.4	. Throughout
Changes to Ordering Guide	9

#### 7/09—Revision 0: Initial Version

### SPECIFICATIONS

### **ELECTRICAL SPECIFICATIONS**

AVDD = DVDD = 1.8 V.

#### Table 1.

Parameter		Temp	Test Level <sup>1</sup>	Min	Тур	Max	Unit	Test Conditions/ Comments
DIGITAL INPUTS								
Data Clock								
CLK to Input Jitter		25°C	IV		2		ns	
Data Inputs (Video and Audio)								
Input Voltage, High	VIH	Full	VI	1.4		3.5	V	
Input Voltage, Low	VIL	Full	VI	-0.3		+0.7	V	
Input Capacitance		25°C	VIII		1.0	1.5	pF	
I <sup>2</sup> C Lines (DDCSDA, DDCSCL, SDA, SCL)								
Input Voltage, High	VIH	Full	VI	1.4		5.0	V	
Input Voltage, Low	VIL	Full	VI	-0.3		+0.8	V	
CECIO and CECCLK								
Input Voltage, High	VIH	Full	VI	1.4		3.5	V	
Input Voltage, Low	VIL	Full	VI	-0.3		+0.7	v	
DIGITAL OUTPUTS		-						
Output Voltage, High	Voh	Full	VI	V <sub>DD</sub> – 0.1			v	
Output Voltage, Low	VoL	Full	VI			0.4	V	
THERMAL CHARACTERISTICS	VOL	i un				0.1	•	
Thermal Resistance								
Junction-to-Case	θις	Full	v		20		°C/W	
Junction-to-Ambient	θιΑ	Full	v		43		°C/W	
Ambient Temperature		Full	v	0	45 25	85	°C	
DC SPECIFICATIONS	IA	Full	v	0	23	65	C	
	Ι.	25%	M	1		. 1		
Input Leakage Current	IIL	25°C	VI	-1		+1	μΑ	
POWER SUPPLY		- U	N/	17	1.0	1.0		
1.8 V Supply Voltage (DVDD, AVDD)		Full	IV	1.7	1.8	1.9	V	
1.8 V Supply Voltage Noise Limit		<b>-</b> 11	N/			<i>с</i> 1		
DVDD		Full	IV			64	mV rms	
AVDD		Full	IV			2	mV rms	
Power-Down Current		25°C	IV		10		μΑ	
Transmitter Total Power								
De-Interlacer Off		Full	VI			125	mW	1080p, typical random
		<b>E</b> U	N/I			205		pattern with CSC off
De-Interlacer On		Full	VI			295	mW	1080i in, 1080p out, typical random pattern
								with CSC off
AC SPECIFICATIONS	1			1				
TMDS Output Clock Frequency		25°C	IV	20		150	MHz	
TMDS Output Clock Duty Cycle		25℃ 25℃	IV	48		52	%	
Input Video Clock Frequency		Full	IV			150	MHz	
Input Video Data Setup Time	t <sub>vsu</sub>	Full	IV	1		.50	ns	
Input Video Data Setup Time	tvsu tvhld	Full	IV	0.7			ns	
TMDS Differential Swing	VHLU	25°C	VII	800	1000	1200	mV	
Differential Output Timing		250	VII	000	1000	1200	1110	
Low-to-High Transition Time		25°C	VII	75	175		nc	
High-to-Low Transition Time		25 C 25℃	VII VII	75	175		ps	
				/5			ps UI <sup>2</sup>	
VSYNC and HSYNC Delay from DE Falling Edge		25°C	IV		1			
VSYNC and HSYNC Delay to DE Rising Edge		25°C	IV		1		UI <sup>2</sup>	

Parameter		Temp	Test Level <sup>1</sup>	Min	Тур	Max	Unit	Test Conditions/ Comments
AUDIO ACTIMING <sup>3</sup>								
SCLK Duty Cycle								
When N Divide-By-2 is Even		Full	IV	40	50	60	%	
When N Divide-By-2 is Odd		Full	IV	49	50	51	%	
I <sup>2</sup> S, S/PDIF Setup	t <sub>ASU</sub>	Full	IV	2			ns	
I <sup>2</sup> S, S/PDIF Hold Time	t <sub>AHLD</sub>	Full	IV	2			ns	
LRCLK Setup Time	t <sub>ASU</sub>	Full	IV	2			ns	
LRCLK Hold Time	t <sub>AHLD</sub>	Full	IV	2			ns	
CEC								
CECCLK Frequency <sup>4</sup>		Full	VIII	1	12	100	MHz	
CECCLK Accuracy		Full	VIII	-2		+2	%	
I <sup>2</sup> C Interface								
SCL Clock Frequency		Full	IV			4005	kHz	
SDA Setup Time	t <sub>DSU</sub>	Full	IV	100			ns	
SDA Hold Time	t <sub>DHO</sub>	Full	IV	100			ns	
Setup for Start	t <sub>stasu</sub>	Full	IV	0.6			μs	
Hold Time for Start	<b>t</b> stah	Full	IV	0.6			μs	
Setup for Stop	t <sub>stosu</sub>	Full	IV	0.6			μs	
Bus Free Between Stop and Start	t <sub>BUF</sub>	Full	IV	1.3			μs	
SCL High	thigh	Full	IV	0.6			μs	
SCL Low	t <sub>LOW</sub>	Full	IV	1.3			μs	

<sup>1</sup> See Explanation of Test Levels section.
<sup>2</sup> UI = unit interval.
<sup>3</sup> Only applies to S/PDIF if external MCLK used.
<sup>4</sup> 12 MHz crystal for default register settings.
<sup>5</sup> I<sup>2</sup>C data rates of 100 kHz and 400 kHz supported.

### **ABSOLUTE MAXIMUM RATINGS**

#### Table 2.

Table 2.	
Parameter	Rating
Digital Inputs: I <sup>2</sup> C (DDCSDA, DDCSCL, SDA, SCL) and HPD	+5.5 V to -0.3 V
Digital Inputs: Video/Audio Inputs (CECIO, CECCLK)	+3.63 V to -0.3 V
Digital Output Current	20 mA
Operating Temperature Range	-40°C to +100°C
Storage Temperature Range	–65°C to +150°C
Maximum Junction Temperature	150°C
Maximum Case Temperature	150°C

Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

#### **EXPLANATION OF TEST LEVELS**

- I. 100% production tested.
- II. 100% production tested at 25°C and sample tested at specified temperatures.
- III. Sample tested only.
- IV. Parameter is guaranteed by design and characterization testing.
- V. Parameter is a typical value only.
- VI. 100% production tested at 25°C; guaranteed by design and characterization testing.
- VII. Limits defined by HDMI specification; guaranteed by design and characterization testing.
- VIII. Parameter is guaranteed by design.

#### ESD CAUTION



**ESD** (electrostatic discharge) sensitive device. Charged devices and circuit boards can discharge without detection. Although this product features patented or proprietary protection circuitry, damage may occur on devices subjected to high energy ESD. Therefore, proper ESD precautions should be taken to avoid performance degradation or loss of functionality.

### **PIN CONFIGURATION AND FUNCTION DESCRIPTIONS**




Figure 2. Pin Configuration

#### Table 3. Pin Function Descriptions

Pin No.	Mnemonic	Type <sup>1</sup>	Description
C7, B6, B7, A7, A6, A5, B5, A4, B4, A3, B3, A2, A1, B1, C1, D1	D[15:0]	1	Video Data Input. Digital input in RGB or YCbCr format. Supports typical CMOS logic levels from 1.8 V up to 3.3 V.
E1	CLK	I	Video Clock Input. Supports typical CMOS logic levels from 1.8 V up to 3.3 V.
D4	DE	1	Data Enable Bit for Digital Video. Supports typical CMOS logic levels from 1.8 V up to 3.3 V.
C2	VSYNC	1	Vertical Sync Input. Supports typical CMOS logic levels from 1.8 V up to 3.3 V.
D3	HSYNC	1	Horizontal Sync Input. Supports typical CMOS logic levels from 1.8 V to 3.3 V.
F3	REXT	I	Sets Internal Reference Currents. Place 3.92 $k\Omega$ resistor (1% tolerance) between this pin and ground.
E4	HPD	I	Hot Plug Detect Signal. This indicates to the interface whether the receiver is connected. 1.8 V to 5.0 V CMOS logic level.
D2	125	I	I <sup>2</sup> S Audio Data Inputs. These represent the two channels of audio available through I <sup>2</sup> S. Supports typical CMOS logic levels from 1.8 V up to 3.3 V.
F1	S/PDIF	I	S/PDIF (Sony/Philips Digital Interface) Audio Input. This is the audio input from a Sony/Philips digital interface. Supports typical CMOS logic levels from 1.8 V up to 3.3 V.
D5	SCLK	I	I <sup>2</sup> S Audio Clock. Supports typical CMOS logic levels from 1.8 V up to 3.3 V. The SCLK pin serves as MCLK when configured with S/PDIF.
E3	LRCLK	I	Left/Right Channel Selection. Supports typical CMOS logic levels from 1.8 V up to 3.3 V.
G1, G2	TxC-/TxC+	0	Differential Clock Output. Differential clock output at pixel clock rate; TMDS logic level.
G7, F7	Tx2-/Tx2+	0	Differential Output Channel 2. Differential output of the red data at 10× the pixel clock rate; TMDS logic level.
G5, G6	Tx1-/Tx1+	0	Differential Output Channel 1. Differential output of the green data at 10× the pixel clock rate; TMDS logic level.
G3, G4	Tx0-/Tx0+	0	Differential Output Channel 0. Differential output of the blue data at 10× the pixel clock rate; TMDS logic level.
F6	INT	0	Interrupt. CMOS logic level. A 2 k $\Omega$ pull-up resistor to interrupt the microcontroller I/O supply is recommended.
F2, F5	AVDD	Р	1.8 V Power Supply for TMDS Outputs.
B2, C4	DVDD	Р	1.8 V Power Supply for Digital and I/O Power Supply. These pins supply power to the digital logic and I/Os. They should be filtered and as quiet as possible.

Pin No.	Mnemonic	Type <sup>1</sup>	Description
C3, E2, E5, F4	GND	Р	Ground. The ground return for all circuitry on-chip. It is recommended that the ADV7541 be assembled on a single, solid ground plane with careful attention given to ground current paths.
D6	SDA	С	Serial Port Data I/O. This pin serves as the serial port data I/O slave for register access. Supports CMOS logic levels from 1.8 V to 3.3 V.
C5	SCL	С	Serial Port Data Clock. This pin serves as the serial port data clock slave for register access. Supports CMOS logic levels from 1.8 V to 3.3 V.
C6	DDCSDA	С	Serial Port Data I/O to Receiver. This pin serves as the master to the DDC bus. 5 V CMOS logic level.
D7	DDCSCL	C	Serial Port Data Clock to Receiver. This pin serves as the master clock for the DDC bus. 5 V CMOS logic level.
E7	CECIO	С	CEC I/O.
E6	CECCLK	С	CEC external clock. Can be from 1 MHz to 100 MHz.

 $^{1}$  I = input, O = output, P = power supply, and C = control.

### APPLICATIONS INFORMATION Design resources

Analog Devices, Inc., offers the following design resources:

- Evaluation kits
- Reference design schematics
- Hardware and software guides
- Software driver reference code
- HDMI compliance pretest services
- Other support documentation is available under the nondisclosure agreement (NDA) from ATV\_VideoTx\_Apps@analog.com.

Other references include the following:

*EIA/CEA-861E*, which describes audio and video infoframes as well as the E-EDID structure for HDMI. It is available from Consumer Electronics Association (CEA).

The *HDMI v.1.4*, a defining document for HDMI Version 1.4, and the *HDMI Compliance Test Specification Version 1.4* are available from HDMI Licensing, LLC.

111908-A

### **OUTLINE DIMENSIONS**




Figure 3. 49-Ball Wafer Level Chip Scale Package [WLCSP] (CB-49-2) Dimensions shown in millimeters

#### **ORDERING GUIDE**

<b>Model</b> <sup>1</sup>	Temperature Range	Package Description	Package Option
ADV7541BCBZ-2RL	-25°C to +85°C	49-Ball Wafer Level Chip Scale Package [WLCSP] with HDCP Keys	CB-49-2
ADV7541BCBZ-P-2RL	–25°C to +85°C	49-Ball Wafer Level Chip Scale Package [WLCSP] with No HDCP Keys	CB-49-2
EVAL-ADV7541-CKZ		Evaluation Kit (with HDCP Keys)	
EVAL-ADV7541P-CKZ		Evaluation Kit (with No HDCP Keys)	

 $^{1}$  Z = RoHS Compliant Part.

## NOTES

### NOTES

### NOTES

I<sup>2</sup>C refers to a communications protocol originally developed by Philips Semiconductors (now NXP Semiconductors).

©2009-2010 Analog Devices, Inc. All rights reserved. Trademarks and registered trademarks are the property of their respective owners. D08241-0-6/10(A)



www.analog.com