## SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SDLS068

## DECEMBER 1972-REVISED MARCH 1988

## '174, 'LS174, 'S174 . . . HEX D-TYPE FLIP-FLOPS '175, 'LS175, 'S175 . . . QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- SN54174, SN54LS174, SN54S174...J OR W PACKAGE SN74174...N PACKAGE SN74LS174, SN74S174...D OR N PACKAGE

## '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs

- Three Performance Ranges Offered: See Table Lower Right
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications include: Buffer/Storage Registers Shift Registers Pattern Generators

#### description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flipflop:

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

|   | l     | FUNCTIO | N TA | BLE |                |
|---|-------|---------|------|-----|----------------|
| 1 |       | NPUTS   |      | OUT | PUTS           |
|   | CLEAR | CLOCK   | 0    | 9   | ā†             |
|   | L     | х       | х    | L,  | н              |
|   | н     | t       | н    | н   | L              |
|   | н     | 1       | L    | L   | н              |
| 1 | н     | L       | х    | ao  | ā <sub>o</sub> |

H = high level (steady state)

- L = low level (steady state)
- X = irrelevant

 $\uparrow$  – transition from low to high level  $\Omega_0$  = the level of  $\Omega$  before the indicated steady-state

input conditions were established.

<sup>†</sup> = '175, 'LS175, and 'S175 only

| TYPES          | TYPICAL<br>MAXIMUM<br>CLOCK<br>FREQUENCY | TYPICAL<br>POWER<br>DISSIPATION<br>PER FLIP-FLOP |
|----------------|--|--|
| 174, 175       | 35 MHz                                   | 38 mW  |
| 'LS174, 'LS175 | 40 MHz                                   | 14 mW  |
| 'S174. 'S175   | 110 MHz                                  | 75 mW  |

PRODUCT PREVIEW documents contain information on products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655012 · DALLAS, TEXAS 75265

| SN74  | 51         | 14       | . 1       | DOR |  |  |  |  |  |  |  |  |
|-------|------------|----------|-----------|-----|--|--|--|--|--|--|--|--|
| (1    | (TOP VIEW) |          |           |     |  |  |  |  |  |  |  |  |
|       | 1          | $U_{16}$ | <u>רן</u> | Ver |  |  |  |  |  |  |  |  |
| 10    | z          | 15       | Б         | 60  |  |  |  |  |  |  |  |  |
| 10 [  | 3          | 14       | þ         | 6D  |  |  |  |  |  |  |  |  |
| 2D 🗌  | 4          | 13       | D         | 5D  |  |  |  |  |  |  |  |  |
| 20 🗌  | 5          | 12       | р         | 5Q  |  |  |  |  |  |  |  |  |
| 3D 🗌  | 6          | 11       | ρ         | 4D  |  |  |  |  |  |  |  |  |
| за 🗆  | 7          | 10       | Π         | 4Q  |  |  |  |  |  |  |  |  |
| GND 🛛 | 8          | 9        | Д         | CLK |  |  |  |  |  |  |  |  |

## SN54LS174, SN54S174 . . . FK PACKAGE



SN54175, SN54LS175, SN54S175...J OR W PACKAGE SN74175...N PACKAGE SN74LS175, SN74S175...D OR N PACKAGE

| (TOP VIEW) |          |  |  |  |  |  |  |  |  |  |
|------------|----------|--|--|--|--|--|--|--|--|--|
|            |          |  |  |  |  |  |  |  |  |  |
| 10 🖸 2     | 15 40    |  |  |  |  |  |  |  |  |  |
| 10 🛛 3     | 14 🛛 4 ū |  |  |  |  |  |  |  |  |  |
| 10 🛛 4     | 13 🛛 4D  |  |  |  |  |  |  |  |  |  |
| 2D 🗍 5     | 12 🗋 3 D |  |  |  |  |  |  |  |  |  |
| 2006       | סנםיי    |  |  |  |  |  |  |  |  |  |
| 20□,       | 10 30    |  |  |  |  |  |  |  |  |  |
| GND [8     | 9Д сік   |  |  |  |  |  |  |  |  |  |

## SN54LS175, SN54S175 ... FK PACKAGE



## SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 Hex/Quadruple d-type flip-flops with clear

logic symbols<sup>†</sup>



 $^{\dagger}$  These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, N, and W packages.

## logic diagrams (positive logic)





Pin numbers shown are for D, J, N, and W packages.

TEXAS TEXAS TEXAS POST OFFICE BOX 655012 • DALLAS. TEXAS 75265

## SN54174, SN54175, SN54LS174, SN54LS175, SN54S174, SN54S175, SN74174, SN74175, SN74LS174, SN74LS175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

#### schematics of inputs and outputs



SN54174, SN54175, SN74174, SN74175

INSTRUMENTS POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

TEXAS

## SN54174, SN54175, SN74174, SN74175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

|      | Supply voltage, VCC (see Note 1)            |              |          |          |    |  | _ | - |  |  | - | - |    |     |      | 7 V   |
|------|---|--------------|----------|----------|----|--|---|---|--|--|---|---|----|-----|------|-------|
|      | Input voltage                               |              |          |          |    |  |   |   |  |  |   |   |    |     |      | 5.5 V |
|      | Operating free air temperature range:       | SN54174,     | SN5417   | 5 Circui | ts |  |   |   |  |  |   |   | -5 | 5°C | to   | 125°C |
|      | -   | SN74174,     | SN7417   | 5 Circui | ts |  |   |   |  |  |   |   |    | 0°0 | C to | 70°C  |
|      | Storage temperature range                   |              |          |          |    |  |   |   |  |  |   |   | -6 | 5°C | to   | 150°C |
| NOTE | 1: Voltage values are with respect to netwo | ork ground t | erminal. |          |    |  |   |   |  |  |   |   |    |     |      |       |

#### recommended operating conditions

|                                    |                                       | SN54 | 174, SN | 154175 | SN74 | 174, SN |      |      |
|------------------------------------|---------------------------------------|------|---------|--------|------|---------|------|------|
|                                    |                                       | MIN  | NOM     | MAX    | MIN  | NOM     | MAX  | UNIT |
| Supply voltage, VCC                |                                       | 4.5  | 5       | 5.5    | 4.75 | 5       | 5.25 | v    |
| High-level output current, OH      |                                       |      |         | -800   |      |         | -800 | μA   |
| Low-level output current, IOL      |                                       | 1.   |         | 16     |      |         | 16   | mA   |
| Clock trequency, fclock            |                                       | 0    |         | 25     | 0    |         | 25   | MHz  |
| Width of clock or clear pulse, tw  |                                       | 20   |         |        | 20   |         |      | ns   |
| Return time t                      | Data input                            | 20   |         |        | 20   |         |      | ាន   |
| serup time, i <sub>su</sub>        | Clear inactive-state                  | 25   |         |        | 25   |         |      | ns   |
| Data hold time, t <sub>h</sub>     |                                       | 5    |         |        | 5    |         |      | ns   |
| Operating free-air temperature, TA | · · · · · · · · · · · · · · · · · · · | -55  |         | 125    | 0    |         | 70   | °C   |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|     | PARAMETER                              | TEST CONDITION   | IS†   | MIN | TYP‡ | MAX  | UNIT |
|-----|--|--|-------|-----|------|------|------|
| ⊻н  | High-level input voltage               |  |       | 2   |      |      | v    |
| VIL | Low-level input voltage                |  |       |     |      | 0.8  | V    |
| VIK | Input clamp voltage                    | V <sub>CC</sub> = MIN, I <sub>1</sub> = -12 m  | A     |     |      | -1.5 | V    |
| ∨он | High-level output voltage              | V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V<br>V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = -BC   | 0 μA  | 2.4 | 3.4  |      | v    |
| VOL | Low-level output voltage               | V <sub>CC</sub> = MIN, V <sub>1H</sub> = 2 V,<br>V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = 16 m | ηA    |     | 0.2  | 0.4  | v    |
| 4   | Input current at maximum input voltage | V <sub>CC</sub> = MAX, V <sub>1</sub> = 5.5 V  |       |     |      | 1    | mA   |
| Чн  | High-level input current               | V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.4 V  |       |     |      | 40   | μA   |
| μL  | Low-level input current                | V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.4 V  |       |     |      | -1.6 | mA   |
|     |  |  | SN54' | 20  |      | -57  | - 0  |
| 'OS | Short-circuit output currents          | VCC = MAX  | SN74' | -18 |      | -57  | mA   |
|     |  |  | 174   |     | 45   | 65   |      |
| 'CC | Supply current                         | VCC = MAX, See Note 2  | '175  |     | 30   | 45   | mΑ   |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

 $\ddagger$ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

\$ Not more than one output should be shorted at a time.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I<sub>CC</sub> is measured after a momentary ground, then 4.5 V, is applied to clock.

## switching characteristics, VCC = 5 V, TA = $25^{\circ}$ C

|                  | PARAMETER   | TEST CONDITIONS          | MIN | TYP | MAX | UNIT |
|------------------|---|--------------------------|-----|-----|-----|------|
| <sup>f</sup> max | Maximum clock frequency                                     |                          | 25  | 35  |     | MHz  |
|                  | Propagation delay time, low-to-high-level output from clear |                          |     | 10  |     |      |
| TPLH             | (SN54175, SN74175 only)                                     | $C_{L} = 13 \text{ pF},$ |     | 16  | 25  | ns   |
| <sup>t</sup> PHL | Propagation delay time, high-to-low-level output from clear | RL = 400.32,             |     | 23  | 35  | ns   |
| <sup>t</sup> PLH | Propagation delay time, low-to-high-level output from clock | Jee Note S               |     | 20  | 30  | пs   |
| <sup>t</sup> PHL | Propagation delay time, high-to-low-level output from clock |                          |     | 24  | 35  | ns   |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



## SN54LS174, SN54LS175, SN74LS174, SN74LS175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1)      |                                 |     |     |    |   |   | - |  | , |   |     |      |       | 7 V    |
|---------------------------------------|---------------------------------|-----|-----|----|---|---|---|--|---|---|-----|------|-------|--------|
| Input voltage                         |                                 |     |     |    |   |   |   |  |   |   |     |      |       | 7 V    |
| Operating free-air temperature range: | SN54LS174, SN54LS175 Circuits   |     |     |    |   |   |   |  |   | - | -55 | 5°C  | to:   | 125°C  |
|                                       | SN74LS174, SN74LS175 Circuits   |     | . ' | ۰. | - |   |   |  |   |   |     | 0°   | C t   | o 70°C |
| Storage temperature range             | · · · · · · · · · · · · · · · · | • • | •   |    | • | - |   |  |   | - | -65 | ົວິດ | to to | 150°C  |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

|  |                      | SM<br>SM | 154LS1<br>154LS1 | 74<br>75 | SN<br>SN |     |      |     |
|--|----------------------|----------|------------------|----------|----------|-----|------|-----|
|  |                      | MIN      | NOM              | MAX      | MIN      | NOM | MAX  | I   |
| Supply voltage, V <sub>CC</sub>                |                      | 4.5      | 5                | 5.5      | 4.75     | 5   | 5.25 | V   |
| High-level output current, IOH                 |                      |          |                  | -400     |          |     | -400 | μA  |
| Low-level output current, IOL                  |                      |          |                  | 4        |          |     | 8    | mА  |
| Clock frequency, fclock                        |                      | 0        |                  | 30       | 0        |     | 30   | MHz |
| Width of clock or clear pulse, t <sub>w</sub>  |                      | 20       |                  |          | 20       |     |      | ns  |
| Cotup time t                                   | Data input           | 20       |                  |          | 20       |     |      | ns  |
|  | Clear inactive-state | 25       |                  |          | 25       |     |      | ns  |
| Data hold time, t <sub>h</sub>                 |                      | 5        |                  |          | 5        |     |      | ns  |
| Operating free-air temperature, T <sub>A</sub> |                      | -55      |                  | 125      | Û        |     | 70   | ್ರಿ |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|     | PARAMETER                                 | TEST CONDITIONS <sup>†</sup>                                     |   |                        | S<br>S | N54LS<br>N54LS | 174<br>175 | 9   | UNIT       |      |    |
|-----|---|--|---|------------------------|--------|----------------|------------|-----|------------|------|----|
|     |   |  |   |                        | MIN    | TYP‡           | MAX        | MIN | TYP‡       | MAX  |    |
| ⊻ін | High-level input voltage                  |  |   |                        | 2      |                |            | 2   |            |      | V  |
| VIL | Low-level input voltage                   |  |   |                        |        |                | 0.7        |     |            | 0.8  | V  |
| VIK | Input clamp voltage                       | V <sub>CC</sub> = MIN,   | lj = -18 mA                                       |                        |        |                | -1.5       | [   |            | -1.5 | V  |
| Voн | High-level output voltage                 | V <sub>CC</sub> = MIN,<br>V <sub>IL</sub> = V <sub>IL</sub> max, | V <sub>IH</sub> = 2 V,<br>I <sub>OH</sub> =400 µ/ | ۵,                     | 2.5    | 3.5            |            | 2.7 | 3.5        |      | v  |
|     |   | V <sub>CC</sub> = MIN,   | V <sub>IH</sub> = 2 V,                            | 10L = 4 mA             |        | 0.25           | 0.4        |     | 0.25       | 0.4  |    |
| POL |   | ViL = ViL max  |   | I <sub>OL</sub> = 8 mA |        |                |            | 1   | 0.35       | 0.5  | v  |
| Ц   | Input current at<br>maximum input voltage | V <sub>CC</sub> = MAX,   | V <sub>I</sub> = 7 V                              |                        |        |                | 0.1        |     |            | 0.1  | mA |
| ЧН  | High-level input current                  | VCC = MAX,   | VI = 2.7 V  |                        |        |                | 20         |     |            | 20   | μA |
| ¹ı∟ | Low-level input current                   | VCC = MAX,   | VI = 0.4 V  |                        |        |                | -0.4       |     |            | -0.4 | mΑ |
| los | Short-circuit output current \$           | V <sub>CC</sub> = MAX  |   |                        | -20    |                | -100       | -20 |            | -100 | mΑ |
| 100 | Supply current                            | Von = MAX  | See Note 7  | 'LS174                 |        | 16             | 26         |     | 16         | 26   |    |
| 100 |   |  | Jee Note Z  | 'LS175                 |        | 11             | 18         |     | <b>1</b> 1 | 18   | mA |

<sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

 $\frac{1}{4}$  All typical values are at V<sub>CC</sub> - 5 V, T<sub>A</sub> = 25 C.

 $rac{8}{3}$  Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, I<sub>CC</sub> is measured after a momentary ground, then 4.5 V, is applied to clock.

## switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = $25^{\circ}$ C

| PARAMETER  | TEST CONDITIONS         |     | 'LS174 |     |     |     |     |      |
|--|-------------------------|-----|--------|-----|-----|-----|-----|------|
|  |                         | MIN | TYP    | MAX | MIN | TYP | MAX | UNIT |
| f <sub>max</sub> Maximum clock frequency                         |                         | 30  | 40     |     | 30  | 40  |     | MHz  |
| TPLH Propagation delay time, low-to-high-level output from clear | C <sub>L</sub> = 15 pF, |     |        |     |     | 20  | 30  | ns   |
| tPHL Propagation delay time, high-to-low-level output from clear | $R_L = 2 k\Omega$ ,     |     | 23     | 35  |     | 20  | 30  | ns   |
| tPLH Propagation delay time, low-to-high-level output from clock | See Note 3              |     | 20     | 30  |     | 13  | 25  | ns   |
| tphL Propagation delay time, high-to-low-level output from clock |                         |     | 21     | 30  |     | 16  | 25  | ns   |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



## SN54S174, SN54S175, SN74S174, SN74S175 HEX/QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) .    |        |     |     |      |               |       |   | - |  |  |   |  |  |    |     |      | 7    | ٧  |
|---------------------------------------|--------|-----|-----|------|---------------|-------|---|---|--|--|---|--|--|----|-----|------|------|----|
| Input voltage                         |        |     |     |      |               |       |   | - |  |  | , |  |  |    | -   |      | 5.5  | iν |
| Operating free-air temperature range: | SN54S1 | 74, | SN5 | 4S17 | ' <b>5</b> Ci | rcuit | S | - |  |  |   |  |  | -5 | 5°( | C to | 125  | °C |
|                                       | SN74S1 | 74, | SN7 | 4S17 | '5 Ci         | rcuit | S |   |  |  |   |  |  |    | 0   | 'C τ | o 70 | °C |
| Storage temperature range             |        |     |     |      |               |       | - |   |  |  |   |  |  | -6 | 5°( | ) to | 150  | °C |
| <br>                                  |        |     |     |      |               |       |   |   |  |  |   |  |  |    |     |      |      |    |

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

| [  |            | SN54S174, SN54S175 |     |     | SN74S174, SN74S175 |     |      | ]     |
|--|------------|--------------------|-----|-----|--------------------|-----|------|-------|
|  |            | MIN                | NOM | MAX | MIN                | NOM | MAX  |       |
| Supply voltage, VCC                              |            | 4.5                | 5   | 5.5 | 4.75               | 5   | 5.25 | V     |
| High-level output current, IOH                   |            |                    |     | -1  |                    |     | 1    | mΑ    |
| Low-level output current, IOL                    |            | 1                  |     | 20  |                    |     | 20   | mA    |
| Clock frequency, fclock                          |            | 0                  |     | 75  | 0                  |     | 75   | MHz   |
| Bulan width t                                    | Clock      | 7                  |     |     | 7                  |     |      |       |
|  | Clear      | 10                 |     |     | 10                 |     |      | 113   |
|  | Data input |                    |     |     | 5                  |     |      |       |
| Setup time, t <sub>su</sub> Clear inactive-state |            | 5                  |     |     | 5                  |     |      | ns ns |
| Data hold time, t <sub>h</sub>                   |            | 3                  |     |     | 3                  |     |      | ns    |
| Operating free-air temperature, TA               |            | -55                |     | 125 | 0                  |     | 70   | °C    |

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

|          | PARAMETER                              | TEST CONDITION                                | s†          | MIN | TYP‡ | MAX      | UNIT |
|----------|--|---|-------------|-----|------|----------|------|
| ViH      | High-level input voltage               |   |             | 2   |      |          | V    |
| VIL      | Low-level input voltage                |   |             |     |      | 0.8      | V    |
| Vik.     | Input clamp voltage                    | V <sub>CC</sub> = MIN, II = -18 mA            |             |     |      | -1.2     | V    |
| <b>[</b> | High-level output voltage              | $V_{CC} = MIN, V_{1H} = 2V,$                  | SN54S'      | 2.5 | 3.4  |          |      |
| Рон      |  | VIL = 0.8 V, IOH = -1 mA                      | SN745'      | 2.7 | 3.4  |          |      |
|          | Low-level output voltage               | $V_{CC} = MIN, V_{IH} = 2V,$                  |             |     |      | <u>^</u> |      |
| VOL      |  | VIL = 0.8 V, IOL = 20 mA                      |             |     |      | Ų.5      | Ľ    |
| 4        | Input current at maximum input voltage | V <sub>CC</sub> = MAX, V <sub>1</sub> = 5.5 V |             |     |      | 1        | mΑ   |
| Чн       | High-level input current               | V <sub>CC</sub> = MAX, V <sub>1</sub> = 2.7 V |             |     |      | 50       | μΑ   |
| 41       | Low-level input current                | V <sub>CC</sub> = MAX, V <sub>1</sub> = 0.5 V |             |     |      | -2       | mΑ   |
| los      | Short-circuit output current§          | V <sub>CC</sub> - MAX                         |             | -40 |      | -100     | mA   |
|          |  | Mar - Max - 8 Al-+- 2                         | <b>'174</b> |     | 90   | 144      | ^    |
| 1CC      | Supply current                         | VCC - WAX, See Note 2                         | <b>17</b> 5 |     | 60   | 96       | mA   |

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

TAll typical values are at  $V_{CC} = 5 V$ ,  $T_A = 25^{\circ}C$ .

 $ilde{S}$  Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

NOTE 2: With all outputs open and 4.5 V applied to all data and clear inputs, ICC is measured after a momentary ground, then 4.5 V, is applied to clock.

## switching characteristics, VCC = 5 V, TA = 25°C

| PARAMETER  | TEST CONDITIONS          | MIN | TYP  | MAX | UNIT |
|--|--------------------------|-----|------|-----|------|
| fmax Maximum clock frequency   |                          | 75  | 110  |     | MHz  |
| Propagation delay time, low-to-high-level Q output from clear<br><sup>tPLH</sup> (SN54S175, SN74S175 only) | CL = 15 pF,              |     | 10   | 15  | ns   |
| tPHL Propagation delay time, high-to-low-level Q output from clear   | H <sub>L</sub> = 280 12, |     | 13   | 22  | ns   |
| tPLH Propagation delay time, low-to-high-level output from clock   | See Note 3               |     | 8    | 12  | ns   |
| tPHL Propagation time, high-to-fow-level output from clock   | -                        |     | 11.5 | 17  | пs   |

NOTE 3: Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated

| 🐺 Texas Instruments | THE WORLI         | D LEADER   | IN DSP AND   | ANALOG       |
|---------------------|-------------------|------------|--------------|--------------|
| Products            | Development Tools |            | Applications | ▼            |
| Search              | Advanced Search   | 🗆 TI Home  | II TI&ME     | 🗆 Employment |
|                     | 🖬 Tech Support    | 🗆 Comments | 💷 Site Map   | 🖬 TI Global  |

>> <u>Semiconductor Home</u> > <u>Products</u> > <u>Digital Logic</u> > Flip-Flops > <u>D-Type Flip-Flops</u> >

# SN74LS175, QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

Device Status: Active

- > Description
- Features
- Datasheets
- > <a href="Pricing/Samples/Availability">Pricing/Samples/Availability</a>
- Application Notes
- Related Documents

| Parameter Name    | SN74LS175    |  |  |  |  |  |
|-------------------|--------------|--|--|--|--|--|
| Voltage Nodes (V) | 5            |  |  |  |  |  |
| Vcc range (V)     | 4.75 to 5.25 |  |  |  |  |  |
| Input Level       | TTL          |  |  |  |  |  |
| Output Level      | TTL          |  |  |  |  |  |
| Output Drive (mA) | -0.4/8       |  |  |  |  |  |
| Output            | 2S           |  |  |  |  |  |
| No. of Bits       | 4            |  |  |  |  |  |
| Static Current    | 18           |  |  |  |  |  |
| th (ns)           | 5            |  |  |  |  |  |
| tpd(max) (ns)     | 25           |  |  |  |  |  |
| tsu (ns)          | 20           |  |  |  |  |  |

# Description

These monolithic, positive-edge-triggered flip-flops utilize TTL circuitry to implement D-type flip-flop logic. All have a direct clear input, and the '175, 'LS175, and 'S175 feature complementary outputs from each flip-flop.

Information at the D inputs meeting the setup time requirements is transferred to the Q outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a particular voltage level and is not directly related to the transition time of the positive-going pulse. When the clock input is at either the high or low level, the D input signal has no effect at the output.

These circuits are fully compatible for use with most TTL circuits.

## Features

# '174, 'LS174, 'S174 ... HEX D-TYPE FLIP-FLOPS '175, 'LS175, 'S175 ... QUADRUPLE D-TYPE FLIP-FLOPS

- '174, 'LS174, 'S174 Contain Six Flip-Flops with Single-Rail Outputs
- '175, 'LS175, 'S175 Contain Four Flip-Flops with Double-Rail Outputs
- Three Performance Ranges Offered: See Table Lower Right
- Buffered Clock and Direct Clear Inputs
- Individual Data Input to Each Flip-Flop
- Applications include:
  - o Buffer/Storage Registers
  - Shift Registers
  - Pattern Generators

To view the following documents, <u>Acrobat Reader 3.x</u> is required. To download a document to your hard drive, right-click on the link and choose 'Save'.

# Datasheets

Full datasheet in Acrobat PDF: <u>sdls068.pdf</u> (352 KB) Full datasheet in Zipped PostScript: <u>sdls068.psz</u> (394 KB)

| Orderable Device | Package   | <u>Pins</u> | <u>Temp (°C)</u> | <u>Status</u> | <u>Price/unit</u><br><u>USD (100-999)</u> | Pack Qty | <u>Availability / Samples</u> |
|------------------|-----------|-------------|------------------|---------------|---|----------|-------------------------------|
| SN74LS175D       | D         | 16          | 0 TO 70          | ACTIVE        | 0.48                                      | 40       | Check stock or order          |
| SN74LS175DR      | D         | 16          | 0 TO 70          | ACTIVE        | 0.43                                      | 2500     | Check stock or order          |
| SN74LS175J       | J         | 16          | 0 TO 70          | OBSOLETE      |   |          |                               |
| SN74LS175N       | N         | 16          | 0 TO 70          | ACTIVE        | 0.38                                      | 25       | Check stock or order          |
| SN74LS175N3      | N         | 16          | 0 TO 70          | OBSOLETE      |   |          |                               |
| SN74LS175NSR     | <u>NS</u> | 16          | 0 TO 70          | ACTIVE        | 0.48                                      | 2000     | Check stock or order          |

# Pricing/Samples/Availability

# **Application Reports**

View Application Reports for Digital Logic

- DESIGNING WITH LOGIC (SDYA009C Updated: 06/01/1997)
- DESIGNING WITH THE SN54/74LS123 (SDLA006A Updated: 03/01/1997)
- INPUT AND OUTPUT CHARACTERISTICS OF DIGITAL INTEGRATED CIRCUITS (SDYA010 Updated: 02/05/1999)
- <u>LIVE INSERTION</u> (SDYA012 Updated: 02/05/1999)

# **Related Documents**

- DOCUMENTATION RULES (SAP) AND ORDERING INFORMATION (SZZU001B, 4 KB Updated: 05/06/1999)
- LOGIC SELECTION GUIDE FEBRUARY 2000 (SDYU001M, 13837 KB Updated: 02/01/2000)
- MORE POWER IN LESS SPACE TECHNICAL ARTICLE (SCAU001A, 850 KB Updated: 03/01/1996)

## Table Data Updated on: 8/1/2000

© Copyright 2000 Texas Instruments Incorporated. All rights reserved. Trademarks | Privacy Policy

TEXAS INSTRUMENTS