# National Semiconductor is now part of 

 Texas Instruments.
## Search http://www.ti.com/ for the latest technical

 information and details on our current products and services.
## Low Power, Low Noise, IF and Baseband, Dual 16 bit ADC Driver With Digitally Controlled Gain

## General Description

The LMH6517 contains two high performance, digitally controlled variable gain amplifiers (DVGA). It has been designed for use in narrowband and broadband IF sampling applications. Typically the LMH6517 drives a high performance ADC in a broad range of mixed signal and digital communication applications such as mobile radio and cellular base stations where automatic gain control (AGC) is required to increase system dynamic range.
Each channel of LMH6517 has an independent, digitally controlled attenuator and a high linearity, differential output amplifier. Each block has been optimized for low distortion and maximum system design flexibility. Each channel can be individually disabled for power savings.
The LMH6517 digitally controlled attenuator provides precise 0.5 dB gain steps over a 31.5 dB range. On chip digital latches are provided for local storage of the gain setting. Both serial and parallel programming options are provided. A Pulse mode is also offered where simple up or down commands can change the gain one step at a time.
The output amplifier has a differential output allowing large signal swings on a single 5 V supply. The low impedance output provides maximum flexibility when driving filters or analog to digital converters.
The LMH6517 operates over the industrial temperature range of $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$. The LMH6517 is available in a $32-\mathrm{Pin}$, thermally enhanced, LLP package.

## Features

- Accurate, 0.5 dB gain steps
- $200 \Omega$ Resistive, differential input
- Low impedance, differential output
- Disable function for each channel
- Parallel gain control
- SPI compatible serial bus
- Two wire, Pulse Mode control
- On chip register stores gain setting
- Low sensitivity of linearity and phase to gain setting
- Single 5V supply voltage
- Small footprint LLP package


## Key Specifications

■ OIP3: 43dBm @ 200MHz

- Noise figure 5.5 dB
- Gain step size of 0.5 dB
- Gain step accuracy: 0.05 dB
- Frequency Range of 1200 MHz
- Supply current 80 mA per channel


## Applications

- Cellular base stations
- IF sampling receivers
- Instrumentation
- Modems
- Imaging

Typical Application: IF Sampling Receiver


30068101

SPI ${ }^{\text {TM }}$ is a trademark of Motorola, Inc.

```
Absolute Maximum Ratings (Note 1)
If Military/Aerospace specified devices are required,
please contact the National Semiconductor Sales Office/
Distributors for availability and specifications.
\begin{tabular}{lr} 
ESD Tolerance (Note 2) & 2 kV \\
\(\quad\) Human Body Model & 100 V \\
Machine Model & 750 V \\
\(\quad\) Charged Device Model & -0.6 V to 5.5 V \\
Positive Supply Voltage (Pin 3) & \(<200 \mathrm{mV}\) \\
Differential Voltage between Any & -0.6 V to \(\mathrm{V}+\) \\
Two Grounds & -0.6 V to 3.6 V \\
Analog Input Voltage Range & \\
\begin{tabular}{lr} 
Digital Input Voltage Range & Infinite
\end{tabular} Output Short Circuit Duration & \\
(one pin to ground) &
\end{tabular}
```

| Junction Temperature | $+150^{\circ} \mathrm{C}$ |
| :--- | ---: |
| Storage Temperature Range | $-65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$ |
| Soldering Information |  |
| Infrared or Convection $(30 \mathrm{sec})$ | $260^{\circ} \mathrm{C}$ |

## Operating Ratings (Note 1)

| Supply Voltage (Pin 3) | 4.5 V to 5.25 V |
| :--- | ---: |
| Differential Voltage Between Any |  |
| Two Grounds | $<10 \mathrm{mV}$ |
| Analog Input Voltage Range, | 0 V to V+ |
| AC Coupled | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ |
| Temperature Range (Note 3)  <br> Package Thermal Resistance $\left(\theta_{\mathrm{JA}}\right)$ $42^{\circ} \mathrm{C} / \mathrm{W}$ <br> 32-Pin LLP  |  |

## 5V Electrical Characteristics (Note 4)

The following specifications apply for single supply with $\mathrm{V}+=5 \mathrm{~V}$, Maximum Gain, $\mathrm{R}_{\mathrm{L}}=100 \Omega$, $\mathrm{V}_{\mathrm{OUT}}=2 \mathrm{~V}_{\mathrm{PP}}$, fin $=150 \mathrm{MHz}$. Boldface limits apply at temperature extremes.

| Symbol | Parameter | Conditions | $\begin{gathered} \text { Min } \\ (\text { Note 6) } \end{gathered}$ | Typ (Note 5) | $\begin{gathered} \text { Max } \\ (\text { Note 6) } \end{gathered}$ | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Dynamic Performance |  |  |  |  |  |  |
| SSBW | Frequency Range |  |  | 1200 |  | MHz |
|  | Maximum Voltage Gain | $\mathrm{f}=200 \mathrm{MHz}$ |  | 22 |  | dB |
|  | Input Noise Voltage | Maximum Gain, $\mathrm{f}>1 \mathrm{MHz}, \mathrm{R}_{\mathrm{IN}}=0 \Omega$ |  | 1.1 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  | Output Noise Voltage | Maximum Gain, $\mathrm{f}>1 \mathrm{MHz}$ |  | 22 |  | $\mathrm{nV} / \sqrt{ } \mathrm{Hz}$ |
|  | Noise Figure | Maximum Gain |  | 5.5 |  | dB |
| OIP3 | Output Third Order Intercept Point | $\mathrm{f}=150 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=4 \mathrm{dBm}$ per tone |  | 43 |  | dBm |
|  | Output Third Order Intercept Point | $\mathrm{f}=200 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=4 \mathrm{dBm}$ per tone |  | 43 |  |  |
| IMD3 | Third Order Intermodulation Products | $\mathrm{f}=150 \mathrm{MHz}, \mathrm{V}_{\text {OUT }}=4 \mathrm{dBm}$ per tone |  | -78 |  | dBc |
|  | Third Order Intermodulation Products | $\mathrm{f}=200 \mathrm{MHz}, \mathrm{V}_{\text {OUt }}=4 \mathrm{dBm}$ per tone |  | -78 |  |  |
| P1dB | 1dB Compression Point | $\mathrm{f}=150 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=100 \Omega$ |  | 18.3 |  | dBm |
|  | 1dB Compression Point | $\mathrm{f}=150 \mathrm{MHz}, \mathrm{R}_{\mathrm{L}}=200 \Omega$ |  | 15.5 |  |  |

Analog I/O

|  | Input Resistance | Differential | 170 | 200 | 220 | $\Omega$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | Input Capacitance |  |  | 2 |  | pF |
|  | Input Common Mode Voltage | Self Biased | $\begin{aligned} & 2.42 \\ & 2.24 \end{aligned}$ | 2.55 | $\begin{aligned} & 2.71 \\ & 2.79 \end{aligned}$ | V |
|  | Input Common Mode Voltage Range | Externally Driven, CMRR > 40dB | 1.5 |  | 3.5 | V |
|  | Maximum Input Voltage Swing | Volts peak to peak, differential |  | 5.5 |  | V |
|  | Output Common Mode Voltage | Self Biased | 2.4 | 2.55 | 2.7 | V |
|  | Maximum DIfferential Output Voltage Swing | Differential |  | 5.9 |  | $\mathrm{V}_{\text {PP }}$ |
|  | Output Voltage Swing | Single ended (each output) | 1.05 | 1V to 4V | 4.00 | V |
| $\mathrm{V}_{\text {OS }}$ | Output Offset Voltage | All Gain Settings | $\begin{aligned} & \hline-25 \\ & -30 \end{aligned}$ | -2 | $\begin{aligned} & 25 \\ & 30 \end{aligned}$ | mV |
| CMRR | Common Mode Rejection Ratio | Maximum Gain, $\mathrm{f}=100 \mathrm{MHz}$ |  | 60 |  | dB |
| PSRR | Power Supply Rejection Ratio | Maximum Gain, $\mathrm{f}=100 \mathrm{MHz}$ |  | 60 |  | dB |
| XTLK | Channel to Channel Crosstalk | Maximum Gain, $\mathrm{f}=100 \mathrm{MHz}$ |  | -85 |  | dBc |
| XTLK | Channel to Channel Crosstalk | Maximum Gain, $\mathrm{f}=300 \mathrm{MHz}$ |  | -72 |  | dBc |


| Symbol | Parameter | Conditions | $\begin{gathered} \text { Min } \\ (\text { Note 6) } \end{gathered}$ | $\begin{gathered} \text { Typ } \\ \text { (Note 5) } \end{gathered}$ | Max (Note 6) | Units |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Gain Parameters |  |  |  |  |  |  |
|  | Maximum Gain | Gain Code 000000, DC Voltage Gain | $\begin{gathered} \hline 21.7 \\ 21.65 \end{gathered}$ | 21.85 | $\begin{gathered} 22 \\ 22.05 \end{gathered}$ | dB |
|  | Minimum Gain | Gain Code 111111, DC Voltage Gain | $\begin{gathered} \hline-9.25 \\ -9.1 \end{gathered}$ | -9.5 | $\begin{gathered} \hline-9.78 \\ -9.8 \end{gathered}$ | dB |
|  | Gain Adjust Range |  |  | 31.5 |  | dB |
|  | Gain Step Size |  |  | 0.5 |  | dB |
|  | Channel Matching | Gain Error between A and B channel. |  | $\pm 0.05$ |  | dB |
|  | Channel Matching | Phase Shift between A and B channel. |  | $\pm 0.1$ |  | 。 |
|  | Gain Step Error | Any two steps | -0.3 | $\pm 0.05$ | 0.3 | dB |
|  | Gain Step Error | Maximum Gain to Maximum Gain -12dB | -0.5 | $\pm 0.1$ | 0.5 | dB |
|  | Gain Step Phase Shift | between any two steps |  | 0.5 |  | 。 |
|  | Gain Step Switching Time |  |  | 15 |  | ns |
| Power Requirements |  |  |  |  |  |  |
| ICC | Supply Current | Each channel (two channels per package) |  | 80 | 91 | mA |
| P | Power | Each Channel |  | 400 |  | mW |
| ICC | Disabled Supply Current | Each Channel |  | 7.5 |  | mA |
| All Digital Inputs |  |  |  |  |  |  |
|  | Logic Compatibility | TTL, 2.5V CMOS, 3.3V CMOS |  |  |  |  |
| VIL | Logic Input Low Voltage |  | 0 |  | 0.4 | V |
| VIH | Logic Input High Voltage |  | 2.0 |  | 3.6 | V |
| IIH | Logic Input High Input Current | Digital Input Voltage = 3.3V | -110 |  | 110 | $\mu \mathrm{A}$ |
| IIL | Logic Input Low Input Current | Digital Input Voltage $=0 \mathrm{~V}$ | -110 |  | 110 | $\mu \mathrm{A}$ |
| Parallel and Pulse Mode Timing |  |  |  |  |  |  |
| $\mathrm{t}_{\text {GS }}$ | Setup Time |  | 3 |  |  | ns |
| $\mathrm{t}_{\text {GH }}$ | Hold Time |  | 3 |  |  | ns |
| $\mathrm{t}_{\mathrm{LP}}$ | Latch Low Pulse Width |  | 7 |  |  | ns |
| $\mathrm{t}_{\mathrm{PG}}$ | Pulse Gap between Pulses |  | 20 |  |  | ns |
| $t_{\text {PW }}$ | Minimum Latch Pulse Width |  | 20 |  |  | ns |
| $\mathrm{t}_{\text {RW }}$ | Reset Width |  | 10 |  |  | ns |

Serial Mode Timing and AC Characteristics

| SPITM Compatible |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{f}_{\text {SCLK }}$ | Serial Clock Frequency |  |  |  | 10.5 | MHz |
| $\mathrm{t}_{\text {PH }}$ | SCLK High State Duty Cycle | \% of SCLK Period | 40 |  | 60 | \% |
| $\mathrm{t}_{\mathrm{PL}}$ | SCLK Low State Duty cycle | \% of SCLK Period | 40 |  | 60 | \% |
| $\mathrm{t}_{\text {SU }}$ | Serial Data In Setup Time |  |  | 0.5 |  | ns |
| $\mathrm{t}_{\mathrm{H}}$ | Serial Data In Hold Time |  |  | 5 |  | ns |
| $\mathrm{t}_{\text {ODZ }}$ | Serial Data Out Driven-to- Tri-State Time | Referenced to Positive edge of CS |  | 40 | 50 | ns |
| $\mathrm{t}_{\text {OzD }}$ | Serial Data Out Tri-State-to-Driven Time | Referenced to Negative edge of SCLK |  | 15 | 20 | ns |
| $\mathrm{t}_{\mathrm{OD}}$ | Serial Data Out Output Delay TIme | Referenced to Negative edge of SCLK |  | 15 | 20 | ns |
| $\mathrm{t}_{\mathrm{cSs}}$ | Serial Chip Select Setup TIme | Referenced to Positive edge of SCLK | 10 | 5 |  |  |
| $\mathrm{t}_{\mathrm{CSH}}$ | Serial Chip Select Hold TIme | Referenced to Positive edge of SCLK | 10 | 5 |  |  |
| $\mathrm{t}_{\text {IAG }}$ | Inter-Access Gap | Minimum time Serial Chip Select pin must be asserted between accesses. |  | 3 |  | Cycles of SCLK |

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is intended to be functional, but specific performance is not guaranteed. For guaranteed specifications, see the Electrical Characteristics tables.
Note 2: Human Body Model, applicable std. MIL-STD-883, Method 3015.7. Machine Model, applicable std. JESD22-A115-A (ESD MM std. of JEDEC)

Field-Induced Charge-Device Model, applicable std. JESD22-C101-C (ESD FICDM std. of JEDEC).
Note 3: The maximum power dissipation is a function of $T_{J(M A X)}, \theta_{\mathrm{JA}}$. The maximum allowable power dissipation at any ambient temperature is $P_{D}=\left(T_{J(M A X)}-T_{A}\right) / \theta_{J A}$. All numbers apply for packages soldered directly onto a PC Board.
Note 4: Electrical Table values apply only for factory testing conditions at the temperature indicated. No guarantee of parametric performance is indicated in the electrical tables under conditions different than those tested
Note 5: Typical values represent the most likely parametric norm as determined at the time of characterization. Actual typical values may vary over time and will also depend on the application and configuration. The typical values are not tested and are not guaranteed on shipped production material.
Note 6: Limits are $100 \%$ production tested at $25^{\circ} \mathrm{C}$. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods.

Note 7: Negative input current implies current flowing out of the device.
Note 8: Drift determined by dividing the change in parameter at temperature extremes by the total temperature change.

## Connection Diagram



Top View

## Ordering Information

| Package | Part Number | Package Marking | Transport Media | NSC Drawing |
| :---: | :---: | :---: | :---: | :---: |
| 32 -Pin LLP | LMH6517SQ | L6517SQ |  |  |
|  | LMH6517SQE |  | 1k Units Tape and Reel |  |
|  | LMH6517SQX |  | 250 Units Tape and Reel | SQA32A |
|  |  |  | 4.5 k Units Tape and Reel |  |

## Pin Descriptions

| Pin Number | Symbol | Description |
| :---: | :---: | :---: |
| Analog I/O |  |  |
| 30, 11 | IPA+, IPB+ | Amplifier non-inverting input. Internally biased to mid supply. Input voltage should not exceed V+ or go below GND by more than 0.5 V . |
| 29, 12 | IPA-, IPB- | Amplifier inverting input. Internally biased to mid supply. Input voltage should not exceed V+ or go below GND by more than 0.5 V . |
| 24, 17 | OPA+, OPB+ | Amplifier non-inverting output. Internally biased to mid supply. |
| 23, 18 | OPA-, OPB- | Amplifier inverting output. Internally biased to mid supply. |
| Power |  |  |
| $13,15,26,28,$ center pad | GND | Ground pins. Connect to low impedance ground plane. All pin voltages are specified with respect to the voltage on these pins. The exposed thermal pad is internally bonded to the ground pins. |
| 14, 27 | +5V | Power supply pins. Valid power supply range is 4.5 V to 5.25 V . |
| Common Control Pins |  |  |
| 4, 5 | MOD0, MOD1 | Digital Mode control pins. These pins float to the logic hi state if left unconnected. See below for Mode settings. |
| 22, 19 | ENA, ENB | Enable pins. Logic 1 = enabled state. See application section for operation in serial mode. |
| Digital Inputs Parallel Mode (MOD1 = 1, MOD0 = 1) |  |  |
| 25, 16 | A0, B0 | Gain bit zero $=0.5 \mathrm{~dB}$ step. Gain steps down from maximum gain $(000000=$ Maximum Gain) |
| 31, 10 | A1, B1 | Gain bit one $=1 \mathrm{~dB}$ step |
| 32, 9 | A2, B2 | Gain bit two = 2dB step |
| 1,8 | A3, B3 | Gain bit three $=4 \mathrm{~dB}$ step |
| 2, 7 | A4, B4 | Gain bit four = 8dB step |
| 3, 6 | A5, B5 | Gain bit five = 16dB step |
| 21, 20 | LATA, LATB | Latch pins. Logic zero = active, logic 1 = latched. Gain will not change once latch is high. Connect to ground if the latch function is not desired. |
| Digital Inputs Serial Mode (MOD1 =1, MOD0 = 0) |  |  |
| 2 | CLK | Serial Clock |
| 1 | SDI | Serial Data In (SPI Compatible) See application section for more details. |
| 32 | CS | Serial Chip Select (SPI compatible) |
| 31 | SDO | Serial Data Out (SPI compatible) |
| $\begin{aligned} & 3,4,6-10,16 \\ & 20,21,25 \end{aligned}$ | GND | Pins unused in Serial Mode, connect to DC ground. |
| Digital Inputs Pulse Mode (MOD1 = 0 , MOD0 = 1) |  |  |
| 2, 7 | UPA, UPB | Up pulse pin. A logic 0 pulse will increase gain one step. |
| 1,8 | DNA, DNB | Down pulse pin. A logic 0 pulse will decrease gain one step. |
| 1 \& 2 or 7 \& 8 |  | Pulsing both pins together will reset the gain to maximum gain. |
| 31, 32 | S0A, S1A | Step size zero and step size 1. $(0,0)=0.5 \mathrm{~dB} ;(0,1)=1 \mathrm{~dB} ;(1,0)=2 \mathrm{~dB}$, and $(1,1)=6 \mathrm{~dB}$ |
| 10, 9 | S0B, S1B | Step size zero and step size 1. $(0,0)=0.5 \mathrm{~dB} ;(0,1)=1 \mathrm{~dB} ;(1,0)=2 \mathrm{~dB}$, and $(1,1)=6 \mathrm{~dB}$ |
| 3, 5, 6, 16, 25 | GND | Pins unused in Pulse Mode, connect to DC ground. |

Typical Performance Characteristics $\mathrm{v}_{\mathrm{cc}}=5 \mathrm{~V}$


Gain Flatness over Temperature


Third Order Intercept Point vs Frequency


Frequency Response 2dB Gain Steps Transformer Coupled


30068114
Group Delay


30068156
Third Order Intermodulation Products vs Frequency


Third Order Intercept Point at Various Attenuator Settings Third Order Intercept Point at Various Attenuator Settings $\mathrm{f}=150 \mathrm{MHz}$



Third Order Intercept Point at Various Attenuator Settings Third Order Intermodulation at Various Attenuator Settings
$\mathrm{f}=\mathbf{2 5 0} \mathrm{MHz}$


30068122

$\mathrm{f}=\mathbf{2 0 0} \mathbf{~ M H z}$


30068152
Gain Shift vs Temperature


## Cumulative Gain Error vs Attenuator Setting



30068148
Phase Shift vs Attenuator Setting


30068123
Noise Figure vs. Temperature


## Cumulative Gain Error over Temperature



30068127
Noise Figure vs Attenuator Setting


Noise Figure vs Frequency


Second Order Harmonic Distortion at 10 MHz


30068132

## Second Order Harmonic Distortion

at 75 MHz


30068130

## Second Order Harmonic Distortion at 150 MHz



Third Order Harmonic Distortion at 10 MHz


30068133
Third Order Harmonic Distortion at 75 MHz


30068131
Third Order Harmonic Distortion at 150 MHz


Second Order Harmonic Distortion at 200 MHz


30068140
Second Order Harmonic Distortion at 250 MHz


Max Gain vs. Temperature


Third Order Harmonic Distortion at 200 MHz


Third Order Harmonic Distortion at $\mathbf{2 5 0 ~ M H z}$


30068139

## Supply Current vs Temperature




30068143


Enable Timing Minimum Gain



30068164


## Channel To Channel Crosstalk




## Application Information

The LMH6517 is a fully differential amplifier optimized for signal path applications up to 400 MHz . The LMH6517 has a $200 \Omega$ input and a low impedance output. The gain is digitally
controlled over a 31.5 dB range from +22 dB to -9.5 dB . The LMH6517 is optimized for accurate gain steps and minimal phase shift combined with low distortion products. This makes the LMH6517 ideal for voltage amplification and an ideal ADC driver where high linearity is necessary.


FIGURE 2. Output Voltage with Respect to the Output Common Mode

In order to help with system design National Semiconductor offers the SP16160CH1RB High IF Receiver reference design board. This board combines the LMH6517 DVGA with the ADC16DV160 ADC and provides a ready made solution for many IF receiver applications. The SP16160CH1RB delivers an IF chain receiver sensitivity of -105 dBm , with a 9 dB carrier-to-noise ratio in a 200 kHz channel, at 192 MHz input IF. With the digitally-controlled variable gain amplifier (DVGA) set at a maximum gain of 22 dB , the sensitivity is limited primarily by the noise contribution of the DVGA. In the presence of a strong blocker, with the DVGA gain set at 12 dB and blocker level kept at 1.6 dBm input to the ADC , the SP16160CH1RB board delivers sensitivity of -86 dBm . In this blocking condition, the receiver sensitivity is determined by the ADC's high spurious-free dynamic range (SFDR).


30068102
FIGURE 3. LMH6517 Block Diagram

## INPUT CHARACTERISTICS

The LMH6517 input impedance is set by internal resistors to a nominal $200 \Omega$. Process variations will result in a range of values as shown in the 5V Electrical Characteristics table. At higher frequencies parasitic reactances will start to impact the impedance. This characteristic will also depend on board layout and should be verified on the customer's system board.
At maximum gain the digital attenuator is set to 0 dB and the input signal will be much smaller than the output. At minimum gain the output is 9 dB or more smaller than the input. In this configuration the input signal will begin to clip against the ESD protection diodes before the output reaches maximum swing limits. The input signal cannot swing more than 0.5 V below the negative supply voltage (normally 0 V ) nor should it exceed the positive supply voltage. The input signal will clip and cause severe distortion if it is too large. Because the input stage self biases to approximately mid rail the supply voltage will impose the limit for input voltage swing.
At the frequencies where the LMH6517 is the most useful the input impedance is not exactly $200 \Omega$ and it may not be purely resistive. For many AC coupled applications the impedance can be easily changed using LC circuits to transform the actual impedance to the desired impedance.


FIGURE 4. Differential 200 LC Conversion Circuit
In Figure 4 a circuit is shown that matches the amplifier $200 \Omega$ input with source is $100 \Omega$. This would be the case when connecting the LMH6517 directly to many common types of $50 \Omega$ test equipment. For an easy way to calculate the $L$ and C circuit values there are several options for online tools or down-loadable programs. The following tool might be helpful. http://www.circuitsage.com/matching/matcher2.html
Excel can also be used for simple circuits; however, the "Analysis ToolPak" add-in must be installed to calculate complex numbers.

## OUTPUT CHARACTERISTICS

The LMH6517 has a low impedance output very similar to a traditional Op-amp output. This means that nearly any load can be driven with minimal gain loss. Matching load impedance for proper termination of filters is as easy as inserting the proper value of resistor between the filter and the amplifier. This flexibility makes system design and gain calculations very easy. The LMH6517 was designed to run from a single 5 V supply. In spite of this low supply voltage the LMH6517 is still able to deliver very high power gains when driving low impedance loads.
The ability of the LMH6517 to drive low loads creates an opportunity to greatly increase power gain, if required. One example of using power gain to offset filter loss is shown in Figure 19. A graph showing power gain over various load conditions is shown below in Figure 5. This graph clearly shows the reduction in power gain caused by back termination. While many RF amplifiers have internal resistance and deliver maximum power into a matched load the LMH6517 has an output resistance very near to zero Ohms. The graph shows that maximum power transfer does indeed occur with
a load of nearly zero Ohms. Another useful feature of the graph is the ability to determine how much gain can be recovered by dropping load resistance when it is necessary to back terminate either a transmission line or a filter.


FIGURE 5. Power Gain vs Load Note 6 dB power loss when adding load matching resistors.

Here is an example of how to use the chart in Figure 5. In a system it is desired to have at least 20 dB of maximum gain from the amplifier input to output. The system noise and harmonic distortion requirements dictate a 200 Ohm filter between the amplifier and the ADC. Using the chart we can see that a back terminated 200 Ohm filter will result in a net 16 dB of gain at the filter input. To recover this loss it is possible to use a 1:4 balun to drop the load condition of the filter to 50 Ohms at the amplifier output. This gives an additional 6 dB of power gain. Since the transformer has a power loss of approximately 1 dB we end up with 21 dB of gain at the filter output instead of 16 dB . See Figure 19 for an example where the filter performs the impedance transformation function.
The LMH6517, like most high frequency amplifiers, is sensitive to loading conditions on the output. Load conditions that include small amounts of capacitance connected directly to the output can cause stability problems. In order to ensure output stability resistors should be connected directly at the amplifier output followed by a small capacitor. This circuit sets a dominant pole that will cancel out board parasitics in most applications. An example of this is shown in figure Figure 6. In this example the amplifier and ADC are less than 0.1 wavelength apart and do not require a terminated transmission line. A more sophisticated filter may require better impedance matching. Some example filters are shown later.


FIGURE 6. Output Configuration

## DIGITAL CONTROL

The LMH6517 will support three modes of control, parallel mode, serial mode (SPI compatible) and pulse mode. Parallel mode is fastest and requires the most board space for logic line routing. Serial mode is compatible with existing SPI compatible systems. The pulse mode is both fast and compact, but must step through intermediate gain steps when making large gain changes.
The LMH6517 has gain settings covering a range of 31.5 dB . To avoid undesirable signal transients the LMH6517 should not be powered on with large inputs signals present. Careful planning of system power on sequencing is especially important to avoid damage to ADC inputs.
The LMH6517 was designed to interface with 3.3V CMOS logic circuits. If operation with 5 V logic is required a simple voltage divider at each logic pin will allow for this. To properly terminate $100 \Omega$ transmission lines a divider with a $66.5 \Omega$ resistor to ground and a $33.2 \Omega$ series resistor will properly terminate the line as well as give the 3.3 V logic levels. Care should be taken not to exceed the 3.6 V absolute maximum voltage rating of the logic pins.
Some pins on the LMH6517 have different functions depending on the digital control mode. These functions will be described in the sections to follow.

| Control Mode | MOD1 Pin Value | MOD0 Pin Value |
| :--- | :--- | :--- |
| Parallel | 1 | 1 |
| Serial | 1 | 0 |
| Pulse | 0 | 1 |
| Reserved | 0 | 0 |

PARALLEL MODE $(M O D 1=1, M O D 0=1)$
Parallel mode offers the fastest gain update capability with the drawback of requiring the most board space dedicated to control lines. When designing a system that requires very fast gain changes parallel mode is the best selection.


FIGURE 7. Pin Functions for Parallel Mode

The LMH6517 has a 6-bit gain control bus as well as a Latch pin. When the Latch pin is low, data from the gain control pins is immediately sent to the gain circuit (i.e. gain is changed
immediately). When the Latch pin transitions high the current gain state is held and subsequent changes to the gain set pins are ignored. To minimize gain change glitches multiple gain control pins should not change while the latch pin is low. In order to achieve the very fast gain step switching time of 5 ns the internal gain change circuit is very fast. Gain glitches could result from timing skew between the gain set bits. This is especially the case when a small gain change requires a change in state of three or more gain control pins. If continuous gain control is desired the Latch pin can be tied to ground. This state is called transparent mode and the gain pins are always active. In this state the timing of the gain pin logic transitions should be planned carefully to avoid undesirable transients ENA and ENB pins are provided to reduce power consumption by disabling the highest power portions of the LMH6517. The gain register will preserve the last active gain setting during the disabled state. These pins will float high and can be left disconnected if they won't be used. If the pins are left disconnected a 0.01 uF capacitor to ground will help prevent external noise from coupling into these pins. See the Typical Performance section for disable and enable timing information.


FIGURE 8. Parallel Mode Connection for Fastest Response


FIGURE 9. Parallel Mode Connection Not Using Latch Pins (Latch pins tied to logic low state)


30068119
FIGURE 10. Parallel Mode Connection Using Latch Pins to Mulitplex Digital Data

## SPI COMPATIBLE SERIAL INTERFACE (MOD1= 1, MODO = 0 )

Serial interface allows a great deal of flexibility in gain programming and reduced board complexity. Using only 4 wires for both channels allows for significant board space savings. The trade off for this reduced board complexity is slower response time in gain state changes. For systems where gain is changed only infrequently or where only slow gain changes are required serial mode is the best choice.


FIGURE 11. Pin Functions for Serial Mode
The LMH6517 has a serial interface that allows access to the control registers. The serial interface is a generic 4 -wire synchronous interface that is compatible with SPI type interfaces that are used on many microcontrollers and DSP controllers. The serial mode is active when the two mode pins are set as follows: MOD1=1, MOD0=0). In this configuration the pins function as shown in the pin description table. The SPI inter-
face uses the following signals: clock input (CLK), serial data in (SDI), serial data out, and serial chip select (CS)
ENA and ENB pins are active in the serial mode. For fast disable capability these pins can be used and the serial register will hold the last active gain state. These pins will float high and can be left disconnected for serial mode. The serial control bus can also disable the DVGA channels, but at a much slower speed. The serial enable function is an AND function. For a channel to be active both the Enable pin and the serial control register must be in the enabled state. To disable a channel either method will suffice. See the Typical Performance section for disable and enable timing information.
LATA and LATB pins are not active during serial mode.
CLK : This pin is the serial clock pin. It is used to register the input data that is presented on the SDI pin on the rising edge; and to source the output data on the SDO pin on the falling edge. User may disable clock and hold it in the low state, as long as the clock pulse-width minimum specification is not violated when the clock is enabled or disabled.
CS: This pin is the chip select pin. Each assertion starts a new register access - i.e., the SDATA field protocol is required. The user is required to deassert this signal after the 16th clock. If the SCSb is deasserted before the 16th clock, no address or data write will occur. The rising edge captures the address just shifted-in and, in the case of a write operation, writes the addressed register. There is a minimum pulsewidth requirement for the deasserted pulse - which is specified in the Electrical Specifications section.
SDI: This pin is an input for the serial data. It must observe setup/hold requirements with respect to the SCLK. Each cycle is 16 -bits long
SDO: This is the data output pin. This output is normally at TRI-STATE and is driven only when SCSb is asserted. Upon SCSb assertion, contents of the register addressed during the first byte are shifted out with the second 8 SCLK falling edges. Upon power-up, the default register address is 00 h .
Each serial interface access cycle is exactly 16 bits long as shown in Figure 12. Each signal's function is described below. the read timing is shown in Figure 13, while the write timing is shown in figure Figure 14.


FIGURE 12. Serial Interface Protocol (SPI compatible)

| R/Wb | Read / Write bit. A value of 1 indicates a read <br> operation, while a value of 0 indicates a write <br> operation. |
| :--- | :--- |
| Reserved | Not used. Must be set to 0. |
| ADDR: | Address of register to be read or written. |
| DATA | In a write operation the value of this field will be <br> written to the addressed register when the chip <br> select pin is deasserted. In a read operation this <br> field is ignored. |



FIGURE 13. Read Timing

## Read Timing

Data Output on SDO Pin

| Parameter | Description |
| :--- | :--- |
| $\mathrm{t}_{\mathrm{CSH}}$ | Chip select hold time |
| $\mathrm{t}_{\mathrm{CSS}}$ | Chip select setup time |
| $\mathrm{t}_{\mathrm{OZD}}$ | Initial output data delay |
| $\mathrm{t}_{\mathrm{ODZ}}$ | High impedance delay |
| $\mathrm{t}_{\mathrm{OD}}$ | Output data delay |



FIGURE 14. Write Timing Data Written to SDI Pin

Write Timing
Data Input on SDI Pin

| Parameter | Description |
| :--- | :--- |
| $t_{P L}$ | Minimum clock low time (clock duty dycle) |
| $t_{\text {PH }}$ | Minimum clock high time (clock duty cycle) |
| $t_{\text {SU }}$ | Input data setup time |
| $t_{H}$ | Input data hold time |

Serial Word Format for LMH6517

| C7 | C6 | C5 | C4 | C3 | C2 | C1 | C0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $1=$ read <br> $0=$ write | 0 | 0 | 0 | 0 | 0 | 0 | $0=$ Ch A <br> $1=$ Ch B |

Serial Word Format for LMH6517 (cont)

| Enable | Gb5 | Gb4 | Gb3 | Gb2 | Gb1 | Gb0 | RES |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $1=$ On | $1=$ | $1=$ | $1=$ | $1=$ | $1=$ | $1=$ | 0 |
| $0=O f f$ | +16 dB | +8 dB | +4 dB | +2 dB | +1 dB | +0.5 dB |  |

## PULSE MODE (MOD1= 0, MOD0 = 1)

Pulse mode is a simple yet fast way to adjust gain settings. Using only two control lines per device the LMH6517 gain can be changed by simple up and down signals. Gain steps are selectable either by hard wiring the board or using two additional logic inputs. For a system where gain changes can be stepped from one gain to the next and where board space is limited this mode may be the best choice. The ENA and ENB pins are fully active during pulse mode, and the channel gain state is preserved during the disabled state. See the Typical

Performance section for disable and enable timing information.


FIGURE 15. Pin Functions for Pulse Mode
The LMH6517 supports a simple pulse up or pulse down control mode. In this mode the gain step size can be selected from a choice of $0.5,1,2$ or 6 dB steps. In operation the gain can be quickly adjusted either up of down one step at a time by a negative pulse on the UP or DN pins. This mode of operation is most suitable for applications where board space is at a premium and high speed gain changes are desired. As shown in Figure 16 each gain step pulse must have a logic high state of at least $\mathrm{t}_{\mathrm{PW}}=20 \mathrm{~ns}$ and a logic low state of at least $t_{P G} 20 \mathrm{~ns}$ for the pulse to register as a gain change signal.
To provide a known gain state there is a reset feature in pulse mode. To reset the gain to maximum gain both the UP and DN pins must be strobed low together as shown in Figure 16. There must be an overlap of at least $\mathrm{t}_{\mathrm{RW}}=20 \mathrm{~ns}$ for the reset to register.


## EXPOSED PAD LLP PACKAGE

The LMH6517 is packaged in a thermally enhanced package. The exposed pad is connected to the GND pins. It is recommended, but not necessary, that the exposed pad be connected to the supply ground plane. In any case, the thermal dissipation of the device is largely dependent on the attachment of this pad. The exposed pad should be attached to as much copper on the circuit board as possible, preferably external copper. However, it is also very important to maintain good high speed layout practices when designing a system board. Please refer to the LMH6517 evaluation board for suggested layout techniques.
Package information is available on the National web site.
http://www.national.com/packaging/folders/sqa16a.html
INTERFACING TO ADC
The LMH6517 was designed to be used with high speed ADCs such as the ADC16DV160. As shown in the Typical Application on page 1, AC coupling provides the best flexibility especially for IF sub-sampling applications. For DC coupled applications the use of a level shifting amplifier or a resistive biasing network may be possible.
The inputs of the LMH6517 will self bias to the optimum voltage for normal operation. The internal bias voltage for the inputs is approximately mid rail which is 2.5 V with the typical 5 V power supply condition. In most applications the LMH6517 input will need to be AC coupled.
The output common mode voltage is also self biasing to mid supply. This means that for driving most ADCs AC coupling is required. Since most often a band pass filter is desired between the amplifier and ADC the bandpass filter can be configured to block the DC voltage of the amplifier output from the ADC input.


FIGURE 17. Bandpass Filter
Center Frequency is 140 MHz with a 20 MHz Bandwidth Designed for $200 \Omega$ Impedance

## ADC Noise Filter

Below are filter schematics and a table of values for some common IF frequencies. The filter shown in Figure 18 offers a good compromise between bandwidth, noise rejection and cost. This filter topology is the same as is used on the ADC14V155KDRB High IF Receiver reference design board. This filter topology works best with the 12 and 14 bit subsampling analog to digital converters shown in the Compatible High Speed Analog To Digital Converters table.

## Filter Component Values

| Filter Component Values |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  | Fc | 75 MHz | 140 MHz | 170 MHz | 250 MHz |
|  | BW | 40 MHz | 20 MHz | 25 MHz | Narrow Band |
| Components | R1, R2 | $100 \Omega$ | $200 \Omega$ | $100 \Omega$ | $499 \Omega$ |
|  | L1, L2 | 390 nH | 39 OnH | 560 nH | - |
|  | C1, C2 | 10 pF | 3 pF | 1.4 pF | 47 pF |
|  | C3 | 22 pF | 41 pF | 32 pF | 11 pF |
|  | L5 | 220 nH | 27 nH | 30 nH | 22 nH |
|  | R3, R4 | $100 \Omega$ | $200 \Omega$ | $100 \Omega$ | $499 \Omega$ |



FIGURE 18. Sample Filter

While the filters shown above have excellent performance in most respects they have one very large drawback, and that is voltage loss. There is a 6 dB loss right up front from the matching resistors (R1 and R2 in Figure 18) and there are additional losses in the filter, primarily due to the resistive losses of the inductors. One solution is to use larger inductors with higher $Q$ ratings. An even better solution is to use the filter as an impedance transforming circuit. Designing a filter with a low impedance input and a high impedance output will result in a voltage gain that can be used to offset the voltage losses. While this solution won't work with high impedance amplifiers, the LMH6517's low impedance output stage is
perfectly suited for it. In essence the additional power gained from driving a given voltage into a lower value load impedance is used to offset the power lost in the filter and matching resistors.
The filter shown in Figure 19 uses both an impedance transform as well as a slight input impedance mismatch to reduce the voltage loss from the amplifier to the ADC input. This configuration makes use of the strengths of the LMH6517 output stage to deliver the best linearity possible. Due to the low impedance output stage the LMH6517 can drive a lot of current into a low impedance load and still deliver high linearity signals.


FIGURE 19. Impedance Transforming Filter $25 \Omega$ Input $200 \Omega$ Output, 210 MHz Center Frequency

## POWER SUPPLIES

The LMH6517 was designed primarily to be operated on 5 V power supplies. The voltage range for $\mathrm{V}_{\mathrm{CC}}$ is 4.5 V to 5.25 V . A 5 V supply provides the best performance while lower supplies will result in less power consumption. Power supply regulation of $2.5 \%$ or better is advised. When operated on a board with high speed digital signals it is important to provide
isolation between digital signal noise and the LMH6517 inputs. The SP16160CH1RB reference board provides an example of good board layout.
Of special note is that the digital circuits are powered from an internal supply voltage of 3.3 V . The logic pins should not be driven above the absolute maximum value of 3.6 V . See the Digital Control section for details.

Compatible High Speed Analog To Digital Converters

| Product Number | Max Sampling Rate (MSPS) | Resolution | Channels |
| :---: | :---: | :---: | :---: |
| ADC12L063 | 62 | 12 | SINGLE |
| ADC12DL065 | 65 | 12 | DUAL |
| ADC12L066 | 66 | 12 | SINGLE |
| ADC12DL066 | 66 | 12 | DUAL |
| CLC5957 | 70 | 12 | SINGLE |
| ADC12L080 | 80 | 12 | SINGLE |
| ADC12DL080 | 80 | 12 | DUAL |
| ADC12C080 | 80 | 12 | SINGLE |
| ADC12C105 | 105 | 12 | SINGLE |
| ADC12C170 | 170 | 12 | SINGLE |
| ADC12V170 | 170 | 12 | SINGLE |
| ADC14C080 | 80 | 14 | SINGLE |
| ADC14C105 | 105 | 14 | SINGLE |
| ADC14DS105 | 105 | 14 | DUAL |
| ADC14155 | 155 | 14 | SINGLE |
| ADC14V155 | 155 | 14 | SINGLE |
| ADC16V130 | 130 | 16 | SINGLE |
| ADC16DV160 | 160 | 16 | DUAL |
| ADC08D500 | 500 | 8 | DUAL |
| ADC08500 | 500 | 8 | SINGLE |
| ADC08D1000 | 1000 | 8 | DUAL |
| ADC081000 | 1000 | 8 | SINGLE |
| ADC08D1500 | 1500 | 8 | DUAL |
| ADC081500 | 1500 | 8 | SINGLE |
| ADC08(B)3000 | 3000 | 8 | SINGLE |
| ADC08L060 | 60 | 8 | SINGLE |
| ADC08060 | 60 | 8 | SINGLE |
| ADC10DL065 | 65 | 10 | DUAL |
| ADC10065 | 65 | 10 | SINGLE |
| ADC10080 | 80 | 10 | SINGLE |
| ADC08100 | 100 | 8 | SINGLE |
| ADCS9888 | 170 | 8 | SINGLE |
| ADC08(B)200 | 200 | 8 | SINGLE |
| ADC11C125 | 125 | 11 | SINGLE |
| ADC11C170 | 170 | 11 | SINGLE |

Physical Dimensions inches (millimeters) unless otherwise noted


SQA32A (Rev B)
32-Pin Package
NS Package Number SQA32A

## Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at: www.national.com

| Products |  | Design Support |  |
| :--- | :--- | :--- | :--- |
| Amplifiers | www.national.com/amplifiers | WEBENCH® Tools | www.national.com/webench |
| Audio | www.national.com/audio | App Notes | www.national.com/appnotes |
| Clock and Timing | www.national.com/timing | Reference Designs | www.national.com/refdesigns |
| Data Converters | www.national.com/adc | Samples | www.national.com/samples |
| Interface | www.national.com/interface | Eval Boards | www.national.com/evalboards |
| LVDS | www.national.com/lvds | Packaging | www.national.com/packaging |
| Power Management | www.national.com/power | Green Compliance | www.national.com/quality/green |
| Switching Regulators | www.national.com/switchers | Distributors | www.national.com/contacts |
| LDOs | www.national.com/ldo | Quality and Reliability | www.national.com/quality |
| LED Lighting | www.national.com/led | Feedback/Support | www.national.com/feedback |
| Voltage References | www.national.com/vref | Design Made Easy | www.national.com/easy |
| PowerWise® Solutions | www.national.com/powerwise | Applications \& Markets | www.national.com/solutions |
| Serial Digital Interface (SDI) | www.national.com/sdi | Mil/Aero | www.national.com/milaero |
| Temperature Sensors | www.national.com/tempsensors | SolarMagicTM | www.national.com/solarmagic |
| PLL/VCO | www.national.com/wireless | PowerWise® Design <br> University | www.national.com/training |

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.
TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.
EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

## LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:
Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.
Copyright® 2010 National Semiconductor Corporation
For the most current product information visit us at www.national.com

|  | National Semiconductor | National Semiconductor Europe | National Semiconductor Asia |
| :--- | :--- | :--- | :--- |
| Americas Technical Technical Support Center <br> Support Center Email: europe.support@nsc.com | Pacific Technical Support Center | Technical Support Center |  |
| Email: support@nsc.com |  |  |  |
|  |  |  |  |

