



# MV1815

T-77-07-05

## SINGLE CHIP TELETXT DECODER FOR 625 LINE OPERATION

The MV1815 is an advanced CMOS single chip Teletext decoder for 625 line World Standard Teletext Systems. The MV1815 has an on board data slicer circuit, dual page acquisition circuits, and direct memory addressing, which allow a low cost Teletext decoder to be built with a minimum number of additional components.

### FEATURES

- On-Chip data slicing.
- Up to 254 display pages, using two low cost 200ns DRAMs.
- Low external component count.
- I<sup>2</sup>C Bus for low cost interfacing .
- Multi-language capability for fourteen European languages .
- Pinout to suit single sided PCB layout.
- Non-display packets stored for linked page operation, video programming, and other advanced uses.
- High resolution characters 16 by 10 dot matrix
- Advanced CMOS technology gives low power dissipation and high reliability.




Figure 1. Pin Connections (top view)




Figure 2. MV1815 Block diagram



Device Description

T-77-07-05

The MV1815 is a single chip teletext decoder using an on chip data slicing circuit capable of receiving Teletext services broadcast to the WST Level 1+ standard, for display on 625 line TV receivers.

The device is controlled using a low cost I<sup>2</sup>C interface allowing easy interface to microprocessors. The register structure of the MV1815 allows the microprocessor to quickly read the Event and Page Receive registers, which hold information on the page being currently received. The chip requires only a single 27.75MHz crystal for all system clocks, this clock is internally divided by two to generate an external clock capable of driving the host microprocessor at 13.875MHz.

The MV1815 has dual acquisition circuits to ensure that the viewed page can always be kept live while the second acquisition circuit stores linked or other pages. It is possible for many linked page numbers to be transmitted in extra packet 27's. As the MV1815 has the capacity to store up to 254 different pages, it can store a complete magazine of linked pages.

The display memory uses two very low cost DRAMs. The DRAMs are controlled by the MV1815, including all the necessary refresh cycles. Refresh

occurs during the flyback period on all ten address lines. The two DRAMs may be either: 64K x 1, 256K x 1, or 1M x 1 giving 14, 62, or 254 displayable pages in memory, plus two pages of store for non-display packets. These two pages will store two versions of packet 30 and two versions of packet 29 leaving the rest of the two pages to store any mix of packets 26, 27, or 28 up to a total maximum of 23 per acquisition circuit. It will be possible for the MV1815 to use two 4Mbyte DRAMs if the extra address lines are externally controlled.

Rows 25 & 26 can be displayed under software control. The contents of these lines will be optionally written by packets X/24 and X/25 dependent on the status of a register bit. A row zero write inhibit bit in a register will prevent the transmitted data in the header packet writing to memory, so that the microprocessor may process packet 8/30 data and write its own header line at the top of the screen. The displayed page can be enlarged into three overlapping half pages for ease of reading.

The on board character ROM holds 192 different characters with a resolution of 16 x 10 dots. This allows selective interlacing with high resolution characters, and a seven language capability.




Figure 3. MV1815 applications circuit

## APPLICATION NOTES

The following notes assume that the MV1815 is to operate in a system which conforms to the principles of the teletext transmissions as described in the "World System Teletext Specifications".

The design of the MV1815 enables it to be incorporated in a system, using a minimum of external components, figure 3 shows a typical application circuit. It can be seen from this circuit that to produce a complete multi-page teletext system requires only three ICs and eight discrete components.

The video signal required is typically 1V (peak to peak) coupled by a 10nF capacitor in series.

The pin-out on the MV1815 has been specially designed to allow the circuit to be constructed easily on a single sided PCB when using either 64K x 1 or 256K x 1 DRAMs. It is required that two DRAMs are always included in the circuit rather than a single large DRAM, as the MV1815 expects to access a two deep memory field.

The reset input must be held low for about 250ms from power up to avoid erroneous clocking. A 1µF capacitor is all that is required.

If the on-chip data slicer is not required, by holding EXT/INT high, an external data stream and sync pulses may be input to the MV1815 on pins SYNC and DATA.

### Pin Descriptions

**V<sub>DD</sub> and V<sub>SS</sub>** (pins 21 & 40 and 1 & 20 respectively).

The 5 ± 0.5 volt supply is applied to any convenient pair of these pins. It is however recommended that all four supply pins are used.

**Video input** (pin 19).

The video input is connected to this pin coupled via a 10nF capacitor. A video signal between 0.5V and 2.5V peak to peak is required.

**BLC** (pin 17).

Black level capacitor. A 10nF capacitor connected to ground is required.

**WLC** (pin 18).

White level capacitor. A 10nF capacitor connected to ground is required.

**TCR** (pin 22)

Time constant resistor. A 10K resistor is required to V<sub>DD</sub>.

**DATA I/O and SYNC I/O** (pins 15 and 14 respectively).

The two outputs from the internal data slicer are fed via two tri-state buffers to the inputs of the data acquisition logic circuits. These two pins can be used to inject an external data and sync pulse train into the data acquisition circuits or to use the output of the internal data-slicer, depending on the state of EXT/INT.

T-77-07-05

**EXT/INT** (pin 16).

When this pin is held low the data acquisition circuits use the data and sync pulse trains from the internal data slicer. When high it permits external data and sync signals to be fed directly into the data acquisition circuits.

**X<sub>T1</sub> & X<sub>T0</sub>** (pins 3 and 4).

This pair of pins are designed to drive a 27.75000 MHz fundamental or third overtone quartz crystal. If a third overtone type is used, two external components are required to ensure operation at the correct frequency. Typical external components are, a 33nF capacitor and a 1µH inductor in series and in parallel with the crystal. A 1MΩ resistor is included on chip between X<sub>T1</sub> and X<sub>T0</sub> to bias the input to its correct operating region. The crystal should be within ± 100 p.p.m. of the nominal frequency over the operating temperature range.

**X<sub>CK</sub>** (pin 4).

This pin is a clock output running at 13.875 MHz. It can be used as a stable clock for other components.

**A0-A9** (pins 34, 36, 35, 8, 7, 6, 9, 5, 12, 29 respectively).

DRAM address lines.

**D0** (pin 11).

DRAM data line to bank 0

**D1** (pin 10).

DRAM data line to bank 1

**CAS** (pin 31).

DRAM column address strobe

**RAS** (pin 33).

DRAM row address strobe

**WR** (pin 32).

DRAM read/not write signal

**TEST** (pin 30).

This pin is used for internal testing and should be held low for the normal operation of the chip.

**EVENT** (pin 39).

An active low open drain output intended to interrupt a microprocessor when an important event occurs on either data acquisition circuit. The EVENT/A /B register bits uniquely describe which type of event has occurred.

**CSO OUT, BLUE, GREEN RED, BLANK** (pins 28, 26, 25, 24, 23).

These pins are high power RGB outputs allowing direct connection to display circuits without further buffering.

**Y (pin 27).**

This pin is a logical OR of the R.G.B. outputs

**SCL & SDA (pins 37 & 38 respectively)**

Standard connection to I<sup>2</sup>C bus. The MV1815 can work at frequencies to a maximum of 1 MHz.

**RESET (pin 13).**

The active low reset input. This input has a nominal 150 K $\Omega$  resistor coupled to V<sub>DD</sub> and a schmitt input buffer, allowing a simple external circuit consisting of a 1 $\mu$ F capacitor to ground to perform a power-on reset pulse of sufficient duration to allow the crystal oscillator to stabilize. When held low this input resets all registers to default setting and initialises counters.

**MV1815 REGISTER ACCESSING VIA I<sup>2</sup>C**

The MV1815 has twelve read registers and nineteen write registers. The I<sup>2</sup>C - bus slave address is "001001W/R".

When the MV1815 is addressed on the I<sup>2</sup>C bus as a slave transmitter, i.e. the eighth data bit is high, it will acknowledge the address byte, then transmit the contents of register address #0 to #10 in numerical order, if the master receiver continues to issue clock and acknowledge pulses. After transmitting register 10 contents, the register address will be set to #17, the RAM data register. The contents of RAM will be transmitted from the starting address set in the memory address registers. Each further transmitted byte increments the memory address by one, rather than the register address.

When addressed as a slave receiver, i.e. the eighth data bit is low, the MV1815 will acknowledge the address byte. The first data byte received by the MV1815 sets the register address counter. This defines the address of the register that will be written to by the following byte. Subsequent transmitted bytes will increment the register address by one each time, and the data will thus be written to all numerically higher registers, until the address reaches #17, the RAM data register. All subsequent received bytes will increment the memory address by one and be written to RAM. Whenever a stop condition occurs while the MV1815 is addressed as either a receiver or transmitter, the register address counter will be reset to zero.

**T-77-07-05**  
**READ REGISTERS**

**EVENT A/B - Event Registers (register numbers 0 & 1).**

These are interrupt registers, designed to quickly notify the controlling microprocessor about the major acquisition events, so that the microprocessor is relieved of the task of polling memory for information regarding the reception of data. The EVENT output is set low when any one of six major events occurs in either of the acquisition circuits. Multiple events will set multiple bits in the registers, which will be cleared when the appropriate registers have been read, as will the EVENT output.

The events that are notified using this register are:- New page received, Valid header received, receipt of non-display packets and control bits C8 and C10, though these bits do not set the EVENT output.

**CBITS A/B - Control Bit Registers (register numbers 2 & 6).**

These registers display the remaining eight control bits, C5, C6, C7, C9, C11, C12, C13 and C14 received in the last valid header for each acquisition circuit.

**PGR 1/2/3 A/B - Page Received Registers. (register numbers 3,4,5,7,8 & 9).**

These registers show the exact page number and sub code of the received page.

**HAMMC - Hamming Correction Counter. (register number 10).**

To aid correct tuning of the receiver, each Hamming protected character received with other than exactly correct Hamming protection, will increment this counter. Thus by regularly reading this count, and monitoring its rate of increase, a good indication is given of the signal quality.

**RDATA - RAM Contents Register. (register number 17).**

RD7 to RD0 - The video RAM data at the address set by HADD and LADD registers, can be read from this register.

T-77-07-05




Figure 4. Memory addressing using I2C bus

**WRITE REGISTERS**

**RADD - Register Address Counter.**

The first data byte transmitted in any write sequence is the address of the first register to be written to, ( see figure 4). Bits 0 to 4 define the register address. An Auto Increment Inhibit bit, disables the auto incrementing of the register or RAM address. The other two bits set the quadrant in which the memory address registers work.

**ACON A/B - Acquisition control registers for A and B acquisition circuits (register numbers 1 & 5)**

These two registers control the acquisition of data. They control which acquisition circuits are on and which of the magazine, page number or sub-code digits are of "don't care" status during reception of Teletext.

**STOR A/B - Acquisition Store Select Registers (register numbers 1 & 6).**

The eight bits in each register select which of the 254 page stores will be written to by each acquisition circuit. The controlling microprocessor must ensure that the two registers are not written with the same value.

**PGS A/B - Page Select Registers (register numbers 2,3,4,7,8 and 9)**

These registers define the magazine, page and sub-page that each acquisition circuit will search for, depending on the information set in the ACON registers.

**RECON - Receive Control Register (register number 10).**

This register controls the data format of the teletext being received including the:-

- Writing of Packet 0 to memory;
- Writing of Packet 24 to memory;
- Writing of Packet 25 to memory;
- Parity check enable;
- Accuracy of the framing code;
- Full field or normal teletext data;
- Rolling headers.

**DISCON 1,2,3,4 - Display control registers (register numbers 11,12,13 and 14)**

These four registers control the actual display of the teletext and picture. The features controlled include :-

- Which acquisition circuit is displayed;
- Language displayed;
- Control of the display of the header;
- Display of TEXT, PICTURE, or MIX;
- Display of boxes of either text or picture;
- Reveal of text hidden by "conceal" control codes;
- Cursor control;
- Control of separated graphics;

The display of lines 25 and 26;  
 Double height display of,  
 Top half of text,  
 Middle half of text,  
 Bottom half of text.

**T-77-07-05**

Double height of any area will be true double height, i.e. giving quad height characters if double height control characters are present. Double height control characters have no effect when on the bottom row of any displayed region.

**HADD - High Address Word Register. (register number 15)**

A8 to A15 - The high order address bits selecting one of the 256 sections of 256 bytes to be read through the data register.

**LADD - Low Address Byte Register (register number 16)**

A0 to A7 - The lower order address bits selecting one of 256 bytes in a given section. This register auto-increments after every read or write operation of the DATA registers if the AII bit is low. Auto incrementing of this register from FF to 00 will increment the HADD register, and overflow of HADD increments A16 & A17 in the RADD register.

**WDATA - RAM contents Register. (register 17)**

The video RAM data at the address set by HADD and LADD registers can be written via this register.

**MEMORY ORGANISATION.**

The display memory addresses as seen by the microprocessor via the I<sup>2</sup>C registers 'HADD' and 'LADD' bear little resemblance to the actual memory addresses that are used to store the data in the DRAMs, in conjunction with RAS and CAS strobes. This is of little consequence though to the system designer, unless he wishes to access the display DRAM data directly, which is inadvisable since the MV1815 needs access to the DRAMs during all TV lines.

The data address in HADD and LADD have been arranged as logically and as simply as possible, to allow a processor system easy access to the display (and non-display) data. Irrespective of the size of memory devices used, the lowest 2K (2048 bytes) of DRAM addresses, referred to as Store 0 and Store 1 contain all the non-display packets associated with the pages being acquired by both acquisition circuits. Space is reserved in Store 0 and Store 1 for up to 23 versions of packets X/26, X/27 or X/28. The only restriction is the total number of the three packets. These packets are stored in the same sequence as they are received. Reception of the same page will overwrite the memory space with new packets X/26, X/27 or X/28.

T-77-07-05

The first byte of rows 1 to 23 inclusive in both Store 0 and Store 1 can be read by the microprocessor to identify which non-display packet is stored in the particular row. This byte is made up of the 3 least significant bits of the packet number and the designation code value. In addition, packet 29's are stored in both stores and the two versions of packet 8/30 are stored, one in each of the two stores.

The lowest 24 bytes of store 0 (address 0000 to 0017 HEX) are allocated as follows. The first eight (0000 - 0007) are never written to by the MV1815 acquisition circuits. They are however read by the display circuits for display as the first eight characters in the top display row of the teletext page. This is normally where the requested page number is shown. There is no fixed format for this however and the MV1815 puts no constraints on what data is written to this part of the screen. When headers are 'rolling', MV1815 does not write any colour control characters to these locations. It is the responsibility of the control software to do this if it is required. It is therefore perfectly feasible to have red, yellow or cyan rolling headers to signify different states if so desired, or of course white, as the headers are actually transmitted. Allowing access to all eight characters allows a system to write e.g. "123-0001", or "432-XXXX", to show the magazine, page number and sub-code

selected by the user, not just the page number as with previous systems. This address in store 1 is not used and may be used by the system for other purposes.

Address 0008 - 000F are written by the MV1815 acquisition circuit that is currently selected for display, with the last eight bytes from every header (packet 0) received by the MV1815 (or every header of the relevant parallel magazine). The only exception are 'out of sequence' headers, or if the 'W10' bit is set, then no data will be written to these eight bytes. The microprocessor may then write them as required with, for instance, the time derived from packet 8/30. These eight bytes are displayed by the MV1815 as the last eight characters on the top display row, irrespective of which store is selected for display. Addresses 0010 - 0017 are used by the MV1815 to output packet 31 at receiver rate.

The display stores, 2 to 15 (63 or 255 if larger DRAMs are used), start at address 0800, the boundaries being in multiples of 1024 bytes, at 0C00, 1000 etc. (HEX). In each store, the first 24 bytes are nos. 14 to 37 inc. from the header for the requested page. The further 1000 bytes per store are used by packets 1 through to 25 (40 bytes per packet), in that order, irrespective of the order of the transmission.

TABLE POSITION	ENGLISH	GERMAN	SWEDISH FINNISH	ITALIAN	FRENCH (BELGIAN)	SPANISH	CZECH
2/3	£	#	#	£	é	ç	#
2/4	\$	\$	Ø	\$	ï	\$	ú
4/0	@	§	É	é	à	í	č
5/11	<	Ä	Ä	°	ë	á	ř
5/12	½	Ö	Ö	ç	ê	é	ž
5/13	>	Ü	Ä	>	ù	í	ý
5/14	↑	ˆ	Ü	ˆ	î	ó	í
5/15	#	—	—	#	#	ú	ř
6/0	—	°	é	ù	è	¿	é
7/11	¼	ä	ä	à	â	ü	á
7/12		ö	ö	ò	ô	ñ	ě
7/13	¾	ü	å	è	û	è	ú
7/14	÷	ß	ü	ì	ç	à	š

Table 2. International Character set



T-77-07-05

		COLUMN (bits 5,6, 7 & 8)							
ROW	0	1	2	3	4	5	6	7	8
0	Alpha Black	Graphic Black		0	@	P		p	
1	Alpha Red	Graphics Red	!	1	A	Q	a	q	
2	Alpha Green	Graphics Green	"	2	B	R	b	r	
3	Alpha Yellow	Graphics Yellow	£	3	C	S	c	s	
4	Alpha Blue	Graphics Blue	\$	4	D	T	d	t	
5	Alpha Magenta	Graphics Magenta	%	5	E	U	e	u	
6	Alpha Cyan	Graphics Cyan	&	6	F	V	f	v	
7	Alpha White	Graphics White	'	7	G	W	g	w	
8	Flash	Conceal Display	(	8	H	X	h	x	
9	Steady	Contiguous Graphics	)	9	I	Y	i	y	
10	End Box	Separate Graphics	*	:	J	Z	j	z	
11	Start Box	No action	+	;	K	←	k		$\frac{1}{4}$
12	Normal Height	Black Background	,	<	L	$\frac{1}{2}$	l		
13	Double Height	New Background	-	=	M	→	m		$\frac{3}{4}$
14	No action	Hold Graphics	.	>	N	↑	n		÷
15	No action	Release Graphics	/	?	O	#	o		

Table 3. Control Characters, Primary Character Set G0 and Mosaic Graphics Set G1

**TIMING CHARACTERISTICS**

Test conditions (unless otherwise stated)  
 $T_{amb} = 0^{\circ}\text{C to } 70^{\circ}\text{C}, V_{DD} = +5\text{V} \pm 0.5\text{V}$

T-77-07-05

Characteristic		Value			Units	Conditions
		Min	Typ	Max		
SCL Clock frequency	$f_{SCL}$	0	100	1000	kHz	
Time the bus must be free before a new transition can start	$t_{BUF}$	4.7			$\mu\text{s}$	
Hold time start condition. After this period the first clock pulse is generated	$t_{HD;STA}$	4.0			$\mu\text{s}$	
Low period of clock	$t_{LOW}$	470			ns	All values refer to $V_{IH}$ and $V_{IL}$ levels
High period of clock	$t_{HIGH}$	400			ns	
Set up time DATA	$t_{SU;DAT}$	25			ns	
Rise time of SDA and SCL signals	$t_R$			1	$\mu\text{s}$	
Fall time of SDA and SCL signals	$t_F$			300	ns	
Set up time for STOP condition	$t_{SU;STO}$	4			$\mu\text{s}$	

Table 4 I2C Parameters




Figure 5 I2C bus timing diagram

**ELECTRICAL CHARACTERISTICS**

Test conditions (unless otherwise stated)  
 $T_{amb} = 0^{\circ}\text{C to } 70^{\circ}\text{C}, V_{DD} = +5\text{V} \pm 0.5\text{V}$

T-77-07-05

Characteristic	Pin	Value			Units	Conditions
		Min	Typ	Max		
<b>All Inputs (except XTI and TEST)</b>						All inputs have 150K $\Omega$ pull-up resistor to $V_{DD}$ except test
Input low current (source)		-10	-33	-100	$\mu\text{A}$	
Input high current (sink)				10	$\mu\text{A}$	
<b>XTI and TEST inputs</b>	3					
Input low current (source)	30			-10	$\mu\text{A}$	
Input high current (sink)				+10	$\mu\text{A}$	
<b>SYNC and DATA inputs</b>	14,15					
Input low voltage		-0.3		0.8	V	$V_{IH_{MAX}} = V_{DD} + 0.3\text{V}$
Input high voltage		2.0		5.3	V	
<b>RESET, SDA, SCL input (Schmitt input)</b>	13					
Input low voltage	38	-0.3		1.0	V	$V_{IH_{MAX}} = V_{DD} + 0.3\text{V}$ $V_{DD} = 5\text{V}$
Input high voltage	37	2.0		5.3	V	
Threshold voltage (rising)			1.85		V	$V_{DD} = 5\text{V}$
(falling)			1.05		V	
<b>All other inputs</b>						
Input low voltage		-0.3		1.5	V	$V_{IH_{MAX}} = V_{dd} + 0.3\text{V}$
Input high voltage		3.5		5.3	V	
<b>Outputs (A0 to A9,D0, D1, WE,CAS,RAS,EVENT)</b>						
Output low (sink)		13	26		mA	$V_{OL} = 0.4\text{V}$
Output high (source)		21	45		mA	$V_{OH} = 2.4\text{V}$
<b>XCK</b>	4					
Output low(sink)		6.9	13		mA	$V_{OL} = 0.4\text{V}$
Output high(source)		10	22		mA	$V_{OH} = 2.4\text{V}$
Frequency			13.875		MHz	
<b>XTO</b>	2,					
Output low (sink)		6.9	13		mA	$V_{OL} = 0.4\text{V}$
(source)		10	22		mA	
Max Input Frequency, $F_{IN_{MAX}}$	3		27.75		MHz	

Table 5

**ELECTRICAL CHARACTERISTICS**

T-77-07-05

Test conditions (unless otherwise stated)

T<sub>amb</sub> = 0°C to 70°C, V<sub>DD</sub> = +5V ± 0.5V

Characteristic	Pin	Value			Units	Conditions
		Min	Typ	Max		
R, G, B & Blanking outputs	23,24					
IOL	25,26	23	43		mA	
IOH	27	36	76		mA	VOL = 0.4V
Composite sync	IOL	13	26		mA	VOH = 2.4V
output	IOH	28	45		mA	
Video Input pin						
Input voltage	19	0.5		2.5	V	peak to peak
Operating temperature		0		70	°C	
Storage temperature		-65		150	°C	
Relative Humidity				85	%	
Absolute Max DC supply	21	-0.3		7.0	V	
	40					

Table 6

**TIMING CHARACTERISTICS of DRAMS**

Test conditions (unless otherwise stated)

T<sub>amb</sub> = 0°C to 70°C, V<sub>DD</sub> = +5V ± 0.5V

Characteristic		Value			Units	Conditions
		Min	Typ	Max		
Access time from RAS	t <sub>RAC</sub>			232	nS	DRAM timing characteristics required by the MV1815
Access time from CAS	t <sub>CAC</sub>			124	nS	
RAS Precharge Time	t <sub>RP</sub>			144	nS	
RAS Pulse Width	t <sub>RAS</sub>			432	nS	
CAS Pulse Width	t <sub>CAS</sub>			144	nS	
Row Address Hold Time	t <sub>RAH</sub>			36	nS	
Column Address Hold Time	t <sub>CAH</sub>	72			nS	
Data-inSet Time	t <sub>DS</sub>	36			nS	
Data-in Hold Time	t <sub>DH</sub>	72			nS	
	t <sub>CP</sub>	108			nS	
	t <sub>PC</sub>	252			nS	
Ramdon R/W Cycle Time	t <sub>RC</sub>	576			nS	

Table 7 DRAM Parameters



**For more information about all Zarlink products  
visit our Web Site at  
[www.zarlink.com](http://www.zarlink.com)**

Information relating to products and services furnished herein by Zarlink Semiconductor Inc. or its subsidiaries (collectively "Zarlink") is believed to be reliable. However, Zarlink assumes no liability for errors that may appear in this publication, or for liability otherwise arising from the application or use of any such information, product or service or for any infringement of patents or other intellectual property rights owned by third parties which may result from such application or use. Neither the supply of such information or purchase of product or service conveys any license, either express or implied, under patents or other intellectual property rights owned by Zarlink or licensed from third parties by Zarlink, whatsoever. Purchasers of products are also hereby notified that the use of product in certain ways or in combination with Zarlink, or non-Zarlink furnished goods or services may infringe patents or other intellectual property rights owned by Zarlink.

This publication is issued to provide information only and (unless agreed by Zarlink in writing) may not be used, applied or reproduced for any purpose nor form part of any order or contract nor to be regarded as a representation relating to the products or services concerned. The products, their specifications, services and other information appearing in this publication are subject to change by Zarlink without notice. No warranty or guarantee express or implied is made regarding the capability, performance or suitability of any product or service. Information concerning possible methods of use is provided as a guide only and does not constitute any guarantee that such methods of use will be satisfactory in a specific piece of equipment. It is the user's responsibility to fully determine the performance and suitability of any equipment using such information and to ensure that any publication or data used is up to date and has not been superseded. Manufacturing does not necessarily include testing of all functions or parameters. These products are not suitable for use in any medical products whose failure to perform may result in significant injury or death to the user. All products and materials are sold and services provided subject to Zarlink's conditions of sale which are available on request.

Purchase of Zarlink's I<sup>2</sup>C components conveys a licence under the Philips I<sup>2</sup>C Patent rights to use these components in and I<sup>2</sup>C System, provided that the system conforms to the I<sup>2</sup>C Standard Specification as defined by Philips.

Zarlink, ZL and the Zarlink Semiconductor logo are trademarks of Zarlink Semiconductor Inc.

Copyright Zarlink Semiconductor Inc. All Rights Reserved.

**TECHNICAL DOCUMENTATION - NOT FOR RESALE**

---