

### 1.1 Scope.

This specification covers the detail requirements for a monolithic CMOS 12-bit digital-to-analog converter. The D/A converters provide 4-quadrant multiplication capabilities with separate reference inputs and feedback resistors. Each D/A converter is preceded by a 12-bit data latch for direct interfacing to 12- and 16-bit microprocessor.

### 1.2 Part Number.

The complete part number per Table 1 of this specification is as follows:

Device	Part Number <sup>1</sup>
-1	AD7547S(X)/883B
-2	AD7547T(X)/883B
-3	AD7547U(X)/883B

**NOTE**

<sup>1</sup>To complete the part number substitute the package identifier as shown in paragraph 1.2.3.

### 1.2.3 Case Outline.

See Appendix 1 of General Specification ADI-M-1000: package outline:

(X)	Package	Description
Q	Q-24	24-Pin Cerdip, 0.3" Width
E	E-28A	28-Contact LCC

### 1.3 Absolute Maximum Ratings. (T<sub>A</sub> = 25°C unless otherwise noted, Pin numbers refer to DIP package)

V <sub>DD</sub> (Pin 21) to DGND	-0.3V, +17V
V <sub>REFA</sub> , V <sub>REFB</sub> (Pins 4, 22) to AGND	±25V
V <sub>RFBA</sub> , V <sub>RFBB</sub> (Pins 3, 23) to AGND	±25V
Digital Input Voltage (Pins 5-20) to DGND	-0.3V, V <sub>DD</sub> + 0.3V
V <sub>PIN2</sub> , V <sub>PIN24</sub> to DGND	-0.3V, V <sub>DD</sub> + 0.3V
AGND to DGND	-0.3V, V <sub>DD</sub> + 0.3V
<b>Power Dissipation</b>	
Up to +75°C	450mW
Derates above +75°C	6mW/°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (Soldering 10sec)	+300°C

### 1.5 Thermal Characteristics.

Thermal Resistance  $\theta_{JC}$  = 35°C/W for Q-24 and E-28A  
 $\theta_{JA}$  = 120°C/W for Q-24 and E-28A


# AD7547—SPECIFICATIONS

Table 1.

Test	Symbol	Device	Design Limit $T_{min}$ , $T_{max}$	Sub Group 1	Sub Group 2, 3	Sub Group 4	Test Condition <sup>1</sup> /Comments	Units
Resolution	RES	-1, 2, 3	12					Bits
Relative Accuracy	RA	-1	1	1	1		$V_{DD} = 10.8V$ and $16.5V$	± LSB max
		-2, 3	1/2	1	1/2	1/2		
Differential Nonlinearity	DNL	-1, 2, 3	1	1	1		All Grades Guaranteed Monotonic to 12 Bits from $T_{min}$ to $T_{max}$ . $V_{DD} = 10.8V$ and $16.5V$ .	± LSB max
Gain Error	$A_E$	-1	6	6	6		Measured Using $R_{FA}$ and $R_{FB}$ . Both DAC Registers Loaded with All 1s. $V_{DD} = 10.8V$ .	± LSB max
		-2	3	6	3	3		
		-3	2	6	2	2		
Gain Temperature Coefficient	$dA_E/dT$	-1, 2, 3	5				Typical Value is 1ppm/°C	± ppm/°C max
Output Leakage Current (Pin 2)	$I_{OUTA}$	-1, 2, 3	250	10	250		DACA Register Loaded with All 0s; $V_{DD} = 16.5V$	nA max
Output Leakage Current (Pin 24)	$I_{OUTB}$	-1, 2, 3	250	10	250		DAC B Register Loaded with All 0s; $V_{DD} = 16.5V$	nA max
Reference Input Resistance (Pin 4, Pin 22)	$R_I$	-1, 2, 3	9	9	9		Typical Input Resistance is 14k $V_{DD} = 10.8V$	k $\Omega$ min
			20	20	20			k $\Omega$ max
Reference Input Resistance Match $V_{REFA}$ , $V_{REFB}$	$RM_{IN}$	-1, 2, 3	3	3	3		Typically ± 0.5% $V_{DD} = 10.8V$	± % max
			-3	1	3	1		
Digital Input High Voltage	$V_{IH}$	-1, 2, 3	2.4	2.4	2.4		$V_{DD} = 10.8V$ and $16.5V$	V min
Digital Input Low Voltage	$V_{IL}$	-1, 2, 3	0.8	0.8	0.8		$V_{DD} = 10.8V$ and $16.5V$	V max
Digital Input Current	$I_{IN}$	-1, 2, 3	10	1	10		$V_{IN} = V_{DD} = 16.5V$	μA max
Digital Input Capacitance	$C_I$	-1, 2, 3	10					pF max
Power Supply Voltage	$V_{DD}$	-1, 2, 3	10.8					V min
			16.5					V max
Power Supply Current	$I_{DD}$	-1, 2, 3	2	2		$V_{DD} = 16.5V$	mA max	
Output Current Settling Time @ 25°C	$t_{SL}$	-1, 2, 3	1.5				To 0.01% of Full-Scale Range. $I_{OUT}$ Load = 100. $C_{EXT} = 13pF$ . DAC Output Measured from Rising Edge of WR. Typical Value of Settling Time is 0.8μs.	μs max
AC Feedthrough $V_{REFA}$ to $I_{OUTA}$ and $V_{REFB}$ to $I_{OUTB}$	FT	-1, 2, 3	65				$V_{REFA}$ , $V_{REFB} = 20V$ p-p 10kHz Sine-Wave DAC Register Loaded with All 0s.	- dB max
Power Supply Rejection Ratio ( $\Delta$ Gain/ $\Delta V_{DD}$ )	PSRR	-1, 2, 3	0.02	0.01	0.02		$\Delta V_{DD} = V_{DD} \text{ max} - V_{DD} \text{ min}$ ; $V_{DD} = 10.8V$	± %/ % max
Output Capacitance for DACA and DAC B	$C_{OUT}$	-1, 2, 3	70				DACA, DACB Loaded with All 0s.	pF max
			140					DACA, DACB Loaded with All 1s.
Data Setup Time, $t_1$	$t_{DS}$	-1, 2, 3	80					ns min
Data Hold Time, $t_2$	$t_{DH}$	-1, 2, 3	25					ns min
Chip Select to Write Setup Time, $t_3$	$t_{CWS}$	-1, 2, 3	100					ns min
Chip Select to Write Hold Time, $t_4$	$t_{CWH}$	-1, 2, 3	0					ns min
Write Pulse Width, $t_5$	$t_{WR}$	-1, 2, 3	100					ns min

NOTES


<sup>1</sup> $V_{DD} = +12V$  to  $+15V \pm 10\%$  except where otherwise stated;  $V_{REFA} = V_{REFB} = 10V$ ;  $V_{PIN2} = V_{PIN24} = V_{PIN1} = 0V$ . Output amplifiers are AD644. Pin numbers refer to DIP Package.




- NOTES**
1. ALL INPUT SIGNAL RISE AND FALL TIMES MEASURED FROM 10% TO 90% OF +5V.  $t_1 = t_2 = 20\text{ns}$ .
  2. TIMING MEASUREMENT REFERENCE LEVEL IS  $\frac{V_{OH} + V_{OL}}{2}$ .

Figure 1. Timing Diagram for AD7547


### 3.2.1 Functional Block Diagram and Terminal Assignments.



#### Q Package (DIP)



#### E Package (LCC)



### 3.2.4 Microcircuit Technology Group.

This microcircuit is covered by technology group (80).

# AD7547

## 4.2.1 Life Test/Burn-In Circuit.

Steady state life test is per MIL-STD-883 Method 1005. Burn-in is per MIL-STD-883 Method 1015 test condition (B).

