

FRFET™

FQPF5N50CF 500V N-Channel MOSFET

Features


- 5A, 500V, $R_{DS(on)} = 1.55 \Omega @V_{GS} = 10 V$
- Low gate charge (typical 18nC)
- Low Crss (typical 15pF)
- · Fast switching
- 100% avalanche tested
- · Improved dv/dt capability

Description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.





Absolute Maximum Ratings

Symbol	Parameter		FQPF5N50CF	Units
V _{DSS}	Drain-Source Voltage		500	V
I _D	Drain Current - Continuous (T _C = 25°C	C)	5	Α
	- Continuous (T _C = 100	°C)	2.9	Α
I _{DM}	Drain Current - Pulsed	(Note 1)	20	Α
V_{GSS}	Gate-Source Voltage		± 30	V
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	300	mJ
I _{AR}	Avalanche Current	(Note 1)	5	Α
E _{AR}	Repetitive Avalanche Energy	(Note 1)	7.3	mJ
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns
P_{D}	Power Dissipation (T _C = 25°C)		38	W
	- Derate above 25°C		0.3	W/°C
T _J , T _{STG}	Operating and Storage Temperature Ran	ge	-55 to +150	°C
T _L	Maximum lead temperature for soldering 1/8" from case for 5 seconds	purposes,	300	°C

Thermal Characteristics

Symbol	Parameter	FQPF5N50CF	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case	3.31	°C/W
$R_{\theta JS}$	Thermal Resistance, Case-to-Sink Typ.	-	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	62.5	°C/W

Package Marking and Ordering Information

Device Marking	Device	Package	Reel Size	Tape Width	Quantity
FQPF5N50CF	FQPF5N50CF	TO-220F	=	=	

Electrical Characteristics $T_C = 25$ °C unless otherwise noted

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Units
Off Charac	eteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	500			V
$\Delta BV_{DSS}/$ ΔT_J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.5		V/°C
I _{DSS}	Zero Gate Voltage Drain Current	V _{DS} = 500 V, V _{GS} = 0 V			1	μΑ
		V _{DS} = 400 V, T _C = 125°C			10	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	V _{GS} = -30 V, V _{DS} = 0 V			-100	nA
On Charac	teristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	2.0		4.0	V
	Static Drain-Source	$V_{GS} = 10 \text{ V}, I_{D} = 2.5 \text{A}$		1.3	1.55	Ω
R _{DS(on)}	On-Resistance	VGS = 10 V, 1D = 2.07				
R _{DS(on)}		$V_{DS} = 40 \text{ V}, I_D = 2.5 \text{A}$ (Note 4)		5.2		S
9 _{FS}	On-Resistance	-		5.2		S
9 _{FS} Dynamic C	On-Resistance Forward Transconductance	$V_{DS} = 40 \text{ V}, I_D = 2.5 \text{A}$ (Note 4) $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$		5.2	625	S
g _{FS} Dynamic C C _{iss} C _{oss}	On-Resistance Forward Transconductance Characteristics	V _{DS} = 40 V, I _D = 2.5A (Note 4)				
g _{FS} Dynamic C C _{iss}	On-Resistance Forward Transconductance Characteristics Input Capacitance	$V_{DS} = 40 \text{ V}, I_D = 2.5 \text{A}$ (Note 4) $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$		480	625	pF
g _{FS} Dynamic C C _{iss} C _{oss} C _{rss}	On-Resistance Forward Transconductance Characteristics Input Capacitance Output Capacitance	$V_{DS} = 40 \text{ V}, I_D = 2.5 \text{A}$ (Note 4) $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$		480 80	625 105	pF pF
9FS Dynamic C C _{iss} C _{oss} C _{rss} Switching	On-Resistance Forward Transconductance Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 40 \text{ V}, I_{D} = 2.5 \text{A}$ (Note 4) $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		480	625 105	pF pF
9 _{FS} Dynamic C C _{iss} C _{oss} C _{rss}	On-Resistance Forward Transconductance Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Characteristics	$V_{DS} = 40 \text{ V}, I_{D} = 2.5 \text{A}$ (Note 4) $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		480 80 15	625 105 20	pF pF pF
$\begin{array}{c} \textbf{g}_{\text{FS}} \\ \textbf{Dynamic C} \\ \textbf{C}_{\text{iss}} \\ \textbf{C}_{\text{oss}} \\ \textbf{C}_{\text{rss}} \\ \textbf{Switching } \\ \textbf{t}_{d(\text{on})} \\ \textbf{t}_{r} \end{array}$	On-Resistance Forward Transconductance Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Characteristics Turn-On Delay Time	$V_{DS} = 40 \text{ V}, I_{D} = 2.5 \text{A}$ (Note 4) $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		480 80 15	625 105 20 35	pF pF pF
$\begin{array}{c} g_{FS} \\ \hline \textbf{Dynamic C} \\ C_{iss} \\ C_{oss} \\ C_{rss} \\ \hline \textbf{Switching} \\ t_{d(on)} \\ t_r \\ \hline \end{array}$	On-Resistance Forward Transconductance Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Characteristics Turn-On Delay Time Turn-On Rise Time	$V_{DS} = 40 \text{ V}, I_{D} = 2.5 \text{A}$ (Note 4) $V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		480 80 15	625 105 20 35 100	pF pF pF
$\begin{array}{c} g_{FS} \\ \hline \textbf{Dynamic C} \\ \hline C_{iss} \\ \hline C_{oss} \\ \hline C_{rss} \\ \hline \textbf{Switching } \\ t_{d(on)} \\ t_{r} \\ \hline t_{d(off)} \\ t_{f} \\ \hline \end{array}$	On-Resistance Forward Transconductance Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Characteristics Turn-On Delay Time Turn-Off Delay Time Turn-Off Delay Time	$V_{DS} = 40 \text{ V, } I_{D} = 2.5 \text{A} \qquad \text{(Note 4)}$ $V_{DS} = 25 \text{ V, } V_{GS} = 0 \text{ V,}$ $f = 1.0 \text{ MHz}$ $V_{DD} = 250 \text{ V, } I_{D} = 5 \text{A,}$ $R_{G} = 25 \Omega \qquad \text{(Note 4, 5)}$ $V_{DS} = 400 \text{ V, } I_{D} = 5 \text{A,}$	 	480 80 15 12 46 50	625 105 20 35 100 110	pF pF pF ns ns
$\begin{array}{c} g_{FS} \\ \hline \textbf{Dynamic C} \\ C_{iss} \\ C_{oss} \\ \hline C_{rss} \\ \hline \textbf{Switching } \\ t_{d(on)} \\ \end{array}$	On-Resistance Forward Transconductance Characteristics Input Capacitance Output Capacitance Reverse Transfer Capacitance Characteristics Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time	$V_{DS} = 40 \text{ V, } I_{D} = 2.5 \text{A} \qquad \text{(Note 4)}$ $V_{DS} = 25 \text{ V, } V_{GS} = 0 \text{ V,}$ $f = 1.0 \text{ MHz}$ $V_{DD} = 250 \text{ V, } I_{D} = 5 \text{A,}$ $R_{G} = 25 \Omega \qquad \text{(Note 4, 5)}$	 	480 80 15 12 46 50 48	625 105 20 35 100 110 105	pF pF pF ns ns ns

I_S	Maximum Continuous Drain-Source Dio			5	Α	
I _{SM}	Maximum Pulsed Drain-Source Diode F			20	Α	
V _{SD}	Drain-Source Diode Forward Voltage			1.4	V	
t _{rr}	Reverse Recovery Time		65		ns	
Q _{rr}	Reverse Recovery Charge	4)	0.11		μС	

Notes

- ${\bf 1.}\ {\bf Repetitive}\ {\bf Rating: Pulse\ width\ limited\ by\ maximum\ junction\ temperature}$
- 2. L = 21.5 mH, I_{AS} = 5A, V_{DD} = 50V, R_G = 25 Ω , Starting T_J = 25°C
- 3. $I_{SD} \le 5A$, di/dt $\le 200A/\mu s$, $V_{DD} \le BV_{DSS}$, Starting $T_J = 25^{\circ}C$
- 4. Pulse Test : Pulse width $\leq 300 \mu s,$ Duty cycle $\leq 2\%$
- 5. Essentially independent of operating temperature

Typical Performance Characteristics

Figure 1. On-Region Characteristics




Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 5. Capacitance Characteristics




Figure 2. Transfer Characteristics




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperatue





Figure 6. Gate Charge Characteristics



Typical Performance Characteristics (Continued)

Figure 7. Breakdown Voltage Variation vs. Temperature




Figure 9. Maximum Safe Operating Area




Figure 8. On-Resistance Variation





Figure 10. Maximum Drain Current vs Case Temperature









Figure 10. Transient Thermal Response Curve




Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms










Mechanical Dimensions

TO-220F



Dimensions in Millimeters

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FAST [®]	IntelliMAX™	POP^TM	SPM™
ActiveArray™	FASTr™	ISOPLANAR™	Power247™	Stealth™
Bottomless™	FPS™	LittleFET™	PowerEdge™	SuperFET™
CoolFET™	FRFET™	MICROCOUPLER™	PowerSaver™	SuperSOT™-3
$CROSSVOLT^{TM}$	GlobalOptoisolator™	MicroFET™	PowerTrench [®]	SuperSOT™-6
DOME™	GTO™	MicroPak™	QFET [®]	SuperSOT™-8
EcoSPARK™	HiSeC™	MICROWIRE™	QS TM	SyncFET™
E ² CMOS™	I ² C™	MSX™	QT Optoelectronics™	TinyLogic [®]
EnSigna™	i-Lo™	MSXPro™	Quiet Series™	TINYOPTO™
FACT™	ImpliedDisconnect™	OCXTM	RapidConfigure™	TruTranslation™
FACT Quiet Series™		OCXPro™	RapidConnect™	UHC™
Across the board. Arour The Power Franchise [®] Programmable Active D		OPTOLOGIC [®] OPTOPLANAR™ PACMAN™	μSerDes™ SILENT SWITCHER [®] SMART START™	UltraFET [®] UniFET™ VCX™

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.
As used herein:


- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.
- 2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification Product Status		Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

Rev. I15



Search:

Go

DATASHEETS, SAMPLES, BUY

Qualification Support

Home >> Find products >>

FQPF5N50CF

500V N-Channel C-FET (FRFET)

Contents

- General description
- Features
- Product status/pricing/packaging
- Order Samples

General description

These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switched mode power supplies, active power factor correction, electronic lamp ballasts based on half bridge topology.

BUY

Datasheet Download this datasheet



e-mail this datasheet



This page Print version

Related Links

Request samples

How to order products

Product Change Notices (PCNs)

Support

Sales support

Quality and reliability

Design center

back to top

Features

- 5A, 500V, $R_{DS(on)} = 1.55\Omega$ @ $V_{GS} = 10 \text{ V}$
- Low gate charge (typical 18nC)
- Low Crss (typical 15pF)
- Fast switching
- 100% avalanche tested
- · Improved dv/dt capability

back to top

Product status/pricing/packaging



l	Product	Product status	Pb-free Status	Pricing*	Package type	Leads	Packing method	Package Marking Convention**
١								

FQPF5N50CFTU	Full Production	Full Production	\$0.96	<u>TO-220F</u>	3	RAIL	Line 1: \$Y (Fairchild logo) & Z (Asm. Plant Code) & 4 (4-Digit Date Code)
--------------	-----------------	--------------------	--------	----------------	---	------	---

^{*} Fairchild 1,000 piece Budgetary Pricing

** A sample button will appear if the part is available through Fairchild's on-line samples program. If there is no sample button, please contact a Fairchild distributor to obtain samples



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product FQPF5N50CF is available. Click here for more information .

back to top

Qualification Support

Click on a product for detailed qualification data

Product FQPF5N50CFTU

back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |