

# COS/MOS 64-Stage Static Shift Register

The RCA-CD4031A is a 64-stage static shift register in which each stage is a D-type, master-slave flip-flop.

The logic level present at the DATA input is transferred into the first stage and shifted one stage at each positive-going clock transition. Maximum clock frequencies up to 4 Megahertz (typical) can be obtained. Because fully static operation is allowed, information can be permanently stored with the clock line in either the low or high state. The CD4031A has a MODE CONTROL input that, when in the high state, allows operation in the recirculating mode. Register packages can be cascaded and the clock lines driven directly for high speed operation. Alternatively, a delayed clock output (CL<sub>D</sub>) is provided that enables cascading register packages while allowing reduced clock drive fan-out and rise- and fall-time requirements.

Data (Q) and  $\overline{\text{Data}}$  ( $\overline{Q}$ ) outputs are provided from the 64th register stage. The Data (Q) output is capable of driving one TTL or DTL load.

These types are supplied in 16-lead hermetic dual-in-line ceramic packages (D and F suffixes), 16-lead dual-in-line plastic package (E suffix), 16-lead ceramic flat package (K suffix), and in chip form (H suffix).

**Features:**

- Fully static operation: DC to 4 MHz typ. @  $V_{DD} - V_{SS} = 10\text{ V}$
- Operation from a single 3 to 15 V positive or negative power supply
- High noise immunity
- Microwatt quiescent power dissipation: 10  $\mu\text{W}$  (typ.) for ceramic packages; 100  $\mu\text{W}$  (typ.) for plastic packages

**MAXIMUM RATINGS, Absolute-Maximum Values:**


STORAGE-TEMPERATURE RANGE ( $T_{stg}$ )	-65 to +150°C
OPERATING-TEMPERATURE RANGE ( $T_A$ ):	
PACKAGE TYPES D, F, H	-55 to +125°C
PACKAGE TYPE E	-40 to +85°C
DC SUPPLY-VOLTAGE RANGE, ( $V_{DD}$ )	
Voltages referenced to $V_{SS}$ Terminal:	-0.5 to +15 V
POWER DISSIPATION PER PACKAGE ( $P_D$ )	
FOR $T_A = -40$ to $+60^\circ\text{C}$ (PACKAGE TYPE E)	500 mW
FOR $T_A = +60$ to $+85^\circ\text{C}$ (PACKAGE TYPE E)	Derate Linearly at 12 mW/°C to 200 mW
FOR $T_A = -55$ to $+100^\circ\text{C}$ (PACKAGE TYPES D, F)	500 mW
FOR $T_A = +100$ to $+125^\circ\text{C}$ (PACKAGE TYPES D, F)	Derate Linearly at 12 mW/°C to 200 mW
DEVICE DISSIPATION PER OUTPUT TRANSISTOR	
FOR $T_A = \text{FULL PACKAGE-TEMPERATURE RANGE (ALL PACKAGE TYPES)}$	100 mW
INPUT VOLTAGE RANGE, ALL INPUTS	-0.5 to $V_{DD} + 0.5\text{ V}$
LEAD TEMPERATURE (DURING SOLDERING):	
At distance 1/16 ± 1/32 inch (1.59 ± 0.79 mm) from case for 10 s max.	+265°C

**RECOMMENDED OPERATING CONDITIONS at  $T_A = 25^\circ\text{C}$ , Except as Noted.**

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

CHARACTERISTIC	$V_{DD}$ (V)	LIMITS				UNITS
		D, F, H PACKAGES		E PACKAGE		
		MIN.	MAX.	MIN.	MAX.	
Supply-Voltage Range (For $T_A = \text{Full Package-Temperature Range}$ )		3	12	3	12	V
Data Hold Time, $t_H$	5 10	100 200	—	100 200	—	ns
Clock Pulse Width, $t_W$	5 10	2.5 1	—	2.6 1.3	—	$\mu\text{s}$
Clock Input Frequency, $f_{CL}$	5 10	dc	0.8	dc	0.4	MHz
Clock Rise and Fall Time, $t_{rCL}, t_{fCL}^*$	5 10	—	2	—	2	$\mu\text{s}$

\* If more than one unit is cascaded in the parallel clocked application,  $t_{rCL}$  should be made less than or equal to the sum of the propagation delay at 15 pF and the transition time of the output driving stage.



- Single phase clocking requirements
- Recirculation capability
- Data compatible with TTL-DTL
- Two cascading modes:
  - Direct clocking for high-speed operation
  - Delayed clocking for reduced clock drive requirements
- Quiescent current specified to 15 V
- Maximum input leakage current of 1  $\mu\text{A}$  at 15 V (full package-temperature range)
- 1-V noise margin (full package-temperature range)

**Applications:**

- Serial shift registers
- Time delay circuits




Fig. 1 — Typical and minimum output n-channel drain characteristics for Q output.




Fig. 2 — Typical output p-channel drain characteristics for Q output.

# CD4031A Types

## STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTICS	CONDITIONS			LIMITS AT INDICATED TEMPERATURES (°C)									UNITS
	V <sub>O</sub> (V)	V <sub>IN</sub> (V)	V <sub>DD</sub> (V)	D, F, H PACKAGES			E PACKAGE						
				-55	+25 TYP. LIMIT	+125	-40	+25 TYP. LIMIT	+85				
Quiescent Device Current, I <sub>L</sub> Max.	-	-	5	10	0.5	10	600	50	1	50	700	μA	
Output Voltage: Low Level, V <sub>OL</sub>	-	5	5	0 Typ.; 0.05 Max									V
	-	10	10	0 Typ.; 0.05 Max									
	-	0	5	4.95 Min.; 5 Typ.									
High Level V <sub>OH</sub>	-	0	10	9.95 Min.; 10 Typ.									V
	-	0	5	1.5 Min.; 2.25 Typ.									
Noise Immunity: Inputs Low, V <sub>NL</sub>	4.2	-	5	3 Min.; 4.5 Typ.									V
Inputs High V <sub>NH</sub>	0.8	-	5	1.5 Min.; 2.25 Typ.									
Noise Margin: Inputs Low, V <sub>NML</sub>	4.5	-	5	1 Min.									V
	9	-	10	1 Min.									
	0.5	-	5	1 Min.									
Inputs High, V <sub>NMH</sub>	1	-	10	1 Min.									mA
	0.4	-	4.5	1.6	2.6	1.3	0.91	1.6	2.6	1.3	1.05		
	0.5	-	10	5	8	4	3.2	5	8	4	3.2		
Output Drive Current: N-Channel (Sink), I <sub>D</sub> N Min.	Q	0.5	5	0.11	0.18	0.09	0.06	0.05	0.18	0.045	0.037	mA	
	Q̄	0.5	10	0.24	0.4	0.2	0.14	0.12	0.4	0.1	0.08		
P-Channel (Source): I <sub>D</sub> P Min.	Q	0.5	5	0.48	0.8	0.4	0.28	0.24	0.8	0.2	0.16		
		0.5	10	1.5	2.4	1.2	0.84	0.75	2.4	0.6	0.5		
	Q̄	4.5	-	5	-0.4	-0.64	-0.32	-0.22	-0.20	-0.64	-0.16	-0.13	
		9.5	-	10	-0.85	-1.4	-0.70	-0.49	-0.42	-1.4	-0.35	-0.29	
	CL <sub>D</sub>	4.5	-	5	-0.11	-0.18	-0.09	-0.06	-0.05	-0.18	-0.045	-0.037	
		9.5	-	10	-0.24	-0.4	-0.20	-0.14	-0.12	-0.4	-0.10	-0.08	
CL <sub>D</sub>	4.5	-	5	-0.48	-0.8	-0.40	-0.28	-0.24	-0.8	-0.20	-0.16		
	9.5	-	10	-1	-1.6	-0.80	-0.56	-0.5	-1.6	-0.40	-0.32		
Input Leakage Current, I <sub>IL</sub> , I <sub>IH</sub>	-	-	15	±10 <sup>-5</sup> Typ., ±1 Max.									μA




Fig. 3 - Typical propagation delay time vs. load capacitance for data outputs.




Fig. 4 - Typical propagation delay vs. load capacitance for delayed clock output.




Fig. 5 - Typical transition time vs. load capacitance for data outputs.




Fig. 6 - Typical transition time vs. load capacitance for delayed clock output.




Fig. 7 - Logic diagram and truth tables.

# CD4031A Types

## DYNAMIC ELECTRICAL CHARACTERISTICS

at  $T_A=25^\circ\text{C}$ , Input  $t_r, t_f=20\text{ ns}$ ,  $C_L=15\text{ pF}$  (unless otherwise specified),  $R_L=200\text{ k}\Omega$

CHARACTERISTIC	TEST CONDITIONS	LIMITS						UNITS	
		D, F, H			E				
		MIN.	TYP.	MAX.	MIN.	TYP.	MAX.		
Propagation Delay Time: $t_{PLH}, t_{PHL}$ Clock to Data Output $Q$ & $\bar{Q}$ *	$V_{DD}$ (V)	5	—	400	800	—	400	1600	ns
		10	—	200	400	—	200	800	
Clock to $CL_D$	$C_L = 60\text{ pF}$	5	—	400	800	—	400	1600	ns
		10	—	200	400	—	200	800	
Transition Time: $t_{THL}, t_{TLH}$ Q Output	$V_{DD}$ (V)	5	—	75	150	—	75	300	ns
		10	—	30	60	—	30	120	
$\bar{Q}$ Output	$V_{DD}$ (V)	5	—	300	600	—	300	1200	ns
		10	—	150	300	—	150	600	
$CL_D$ Output	$C_L = 60\text{ pF}$	5	—	200	400	—	200	800	ns
		10	—	100	200	—	100	400	
Clock Rise and Fall Time: $t_{rCL}, t_{fCL}^{**}$	$V_{DD}$ (V)	5	—	—	2	—	—	2	$\mu\text{s}$
		10	—	—	1	—	—	1	
Minimum Data Set-Up Time, $t_S$	$V_{DD}$ (V)	5	—	200	400	—	200	800	ns
		10	—	50	100	—	50	200	
Maximum Clock Input Frequency, $f_{CL}^{***}$	$V_{DD}$ (V)	5	0.8	2	—	0.4	2	—	MHz
		10	2	4	—	1	4	—	
Minimum Data Hold Time, $t_H$	$V_{DD}$ (V)	5	—	50	100	—	50	100	ns
		10	—	100	200	—	100	250	
Minimum Clock Pulse Width, $t_W$	$V_{DD}$ (V)	5	—	1.25	2.5	—	1.3	2.6	$\mu\text{s}$
		10	—	0.5	1	—	0.62	1.3	
Average Input Capacitance, $C_1$ Clock	$V_{DD}$ (V)	—	60	—	—	60	—	pF	
All Others	$V_{DD}$ (V)	—	5	—	—	5	—	pF	




Fig. 8 — Maximum clock input frequency vs. supply voltage.




Fig. 9 — Typical power dissipation vs. frequency.




Fig. 10 — Noise-immunity test circuit.




Fig. 11 — Input-leakage-current test circuit.

\* Capacitive loading on  $\bar{Q}$  output affects propagation delay of  $Q$  output. These limits apply for  $\bar{Q}$  load  $C_L \leq 15\text{ pF}$ .

\*\* If more than one unit is cascaded in the parallel clocked application,  $t_{rCL}$  should be made less than or equal to the sum of the propagation delay at  $15\text{ pF}$  and the transition time of the output driving stage.

\*\*\* Maximum Clock Frequency for Cascaded Units:

a) Using Delayed Clock Feature —

$$f_{\max} = \frac{1}{(n-1) CL_D \text{ prop. delay} + Q \text{ prop. delay} + \text{set-up time}}$$

where  $n$  = number of packages

b) Not Using Delayed Clock —  $f_{\max} = \frac{1}{\text{propagation delay} + \text{set-up time}}$




Fig. 12 — Functional diagram.




Fig. 13 — Quiescent-device-current test circuit.