

October 1987 Revised January 2004

## CD4514BC • CD4515BC 4-Bit Latched/4-to-16 Line Decoders

#### **General Description**

The CD4514BC and CD4515BC are 4-to-16 line decoders with latched inputs implemented with complementary MOS (CMOS) circuits constructed with N- and P-channel enhancement mode transistors. These circuits are primarily used in decoding applications where low power dissipation and/or high noise immunity is required.

The CD4514BC (output active high option) presents a logical "1" at the selected output, whereas the CD4515BC presents a logical "0" at the selected output. The input latches are R-S type flip-flops, which hold the last input data presented prior to the strobe transition from "1" to "0". This input data is decoded and the corresponding output is activated. An output inhibit line is also available.

#### **Features**


- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V<sub>DD</sub> (typ.)
- Low power TTL: fan out of 2 compatibility: driving 74L
- Low quiescent power dissipation: 0.025 µW/package @ 5.0 V<sub>DC</sub>
- Single supply operation
- Input impedance =  $10^{12}\Omega$  typically
- Plug-in replacement for MC14514, MC14515

#### **Ordering Code:**

Order Number	Package Number	Package Diagram
CD4514BCWM	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
CD4514BCN	N24A	24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600" Wide
CD4515BCWM (Note 1)	M24B	24-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-013, 0.300" Wide
CD4515BCN	N24A	24-Lead Plastic Dual-In-Line Package (PDIP) JEDEC MS-011 0 600" Wide

Note 1: Devices also available in Tape and Reel. Specify by appending suffix letter "X" to the ordering code.

#### **Connection Diagram**




### **Truth Table**

Decode Truth Table (Strobe = 1)

		Data	Inputs		Selected Output			
Inhibit	D	С	В	Α	CD4514 = Logic "1"			
					CD4515 = Logic "0"			
0	0	0	0	0	S0			
0	0	0	0	1	S1			
0	0	0	1	0	S2			
0	0	0	1	1	S3			
0	0	1	0	0	S4			
0	0	1	0	1	S5			
0	0	1	1	0	S6			
0	0	1	1	1	<b>S</b> 7			
0	1	0	0	0	S8			
0	1	0	0	1	S9			
0	1	0	1	0	S10			
0	1	0	1	1	S11			
0	1	1	0	0	S12			
0	1	1	0	1	S13			
0	1	1	1	0	S14			
0	1	1	1	1	S15			
1	Х	Х	Х	Х	All Outputs = 0, CD4514			
					All Outputs = 1, CD4515			

X = Don't Care

# **Logic Diagram**



#### **Absolute Maximum Ratings**(Note 2)

(Note 3)

DC Supply Voltage (V<sub>DD</sub>) -0.5 V to +18 V Input Voltage (V<sub>IN</sub>)  $-0.5 \text{V to } \text{V}_{DD} + 0.5 \text{V}$ 

Storage Temperature Range (T<sub>S</sub>) -65°C to +150°C

Power Dissipation (P<sub>D</sub>)

 Dual-In-Line
 700 mW

 Small Outline
 500 mW

Lead Temperature (T<sub>L</sub>)

(Soldering, 10 seconds) 260°C

# Recommended Operating Conditions (Note 3)

DC Supply Voltage ( $V_{DD}$ ) 3V to 15V Input Voltage ( $V_{IN}$ ) 0V to  $V_{DD}$ 

Operating Temperature Range (T<sub>A</sub>)

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. Except for "Operating Temperature Range" they are not meant to imply that the devices should be operated at these limits. The tables of "Recommended Operating Conditions" and "Electrical Characteristics" provide conditions for actual device operation.

Note 3:  $V_{SS} = 0V$  unless otherwise specified.

#### **DC Electrical Characteristics** (Note 3)

CD4514BC, CD4515BC

Symbol	Parameter	Conditions	–55°C		+25°C			+125°C		Units
Cymbol	i arameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Oilles
I <sub>DD</sub>	Quiescent Device	$V_{DD} = 5V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		5		0.005	5		150	
	Current	$V_{DD} = 10V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		10		0.010	10		300	μΑ
		$V_{DD} = 15V$ , $V_{IN} = V_{DD}$ or $V_{SS}$		20		0.015	20		600	
V <sub>OL</sub>	LOW Level	$V_{IL} = 0V$ , $V_{IH} = V_{DD}$ ,								
	Output Voltage	$ I_O  < 1 \mu A$								
		$V_{DD} = 5V$		0.05		0	0.05		0.05	
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		V <sub>DD</sub> = 15V		0.05		0	0.05		0.05	
V <sub>OH</sub>	HIGH Level	$V_{IL} = 0V$ , $V_{IH} = V_{DD}$ ,								
	Output Voltage	$ I_O  < 1 \mu A$								
		$V_{DD} = 5V$	4.95		4.95	5.0		4.95		
		V <sub>DD</sub> = 10V	9.95		9.95	10.0		9.95		V
		V <sub>DD</sub> = 15V	14.95		14.95	15.0		14.95		
V <sub>IL</sub>	LOW Level	I <sub>O</sub>   < 1 μA								
	Input Voltage	$V_{DD} = 5V$ , $V_{O} = 0.5V$ or 4.5V		1.5		2.25	1.5		1.5	
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$		3.0		4.50	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0		6.75	4.0		4.0	
V <sub>IH</sub>	HIGH Level	I <sub>O</sub>   < 1 μA								
	Input Voltage	$V_{DD} = 5V$ , $V_{O} = 0.5V$ or 4.5V	3.5		3.5	2.75		3.5		
		$V_{DD} = 10V, V_{O} = 1.0V \text{ or } 9.0V$	7.0		7.0	5.50		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	8.25		11.0		
l <sub>OL</sub>	LOW Level Output	$V_{DD} = 5V, V_{O} = 0.4V$	0.64		0.51	0.88		0.36		
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.6		1.3	2.25		0.90		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	4.2		3.4	8.8		2.4		
I <sub>OH</sub>	HIGH Level Output	$V_{DD} = 5V, V_{O} = 4.6V$	-0.64		-0.51	-0.88		-0.36		
	Current (Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.6		-1.3	-2.25		-0.90		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-4.2		-3.4	-8.8		-2.4		
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.1		-10 <sup>-5</sup>	-0.1		-1.0	μА
		$V_{DD} = 15V, V_{IN} = 15V$		0.1		10 <sup>-5</sup>	0.1		1.0	μΛ

Note 4: I<sub>OH</sub> and I<sub>OL</sub> are tested one output at a time.

# CD4514BC • CD4515BC

#### AC Electrical Characteristics (Note 5)


All types  $C_L=50$  pF,  $T_A=25^{\circ}C,\ t_r=t_f$  = 20 ns unless otherwise specified

Symbol	Parameter	Conditions	Min	Тур	Max	Units
t <sub>THL</sub> , t <sub>TLH</sub>	Transition Times	$V_{DD} = 5V$		100	200	
		$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		40	80	
t <sub>PLH</sub> , t <sub>PHL</sub>	Propagation Delay Times	$V_{DD} = 5V$		550	1100	
		$V_{DD} = 10V$		225	450	ns
		$V_{DD} = 15V$		150	300	
t <sub>PLH</sub> , t <sub>PHL</sub>	Inhibit Propagation	$V_{DD} = 5V$		400	800	
	Delay Times	$V_{DD} = 10V$		150	300	ns
		$V_{DD} = 15V$		100	200	
t <sub>SU</sub>	Setup Time	$V_{DD} = 5V$		125	250	
		$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		38	75	
t <sub>WH</sub>	Strobe Pulse Width	$V_{DD} = 5V$		175	350	
		$V_{DD} = 10V$		50	100	ns
		$V_{DD} = 15V$		38	75	
C <sub>PD</sub>	Power Dissipation Capacitance	Per Package (Note 6)		150		pF
C <sub>IN</sub>	Input Capacitance	Any Input (Note 7)		5	7.5	pF

Note 5: AC Parameters are guaranteed by DC correlated testing.

Note 6: C<sub>PD</sub> determines the no load AC power consumption of any CMOS device. For complete explanation, see Family Characteristics application note, AN-90.

Note 7: Capacitance is guaranteed by periodic testing.



#### **Applications**


Two CD4512 8-channel data selectors are used here with the CD4514B 4-bit latch/decoder to effect a complex data routing system. A total of 16 inputs from data registers are selected and transferred via a 3-STATE data bus to a data distributor for rearrangement and entry into 16 output registers. In this way sequential data can be re-routed or intermixed according to patterns determined by data select and distribution inputs.


Data is placed into the routing scheme via the 8 inputs on both CD4512 data selectors. One register is assigned to each input. The signals on A0, A1 and A2 choose 1-of-8 inputs for transfer out to the 3-STATE data bus. A fourth signal, labelled Dis, disables one of the CD4512 selectors, assuring transfer of data from only one register.

In addition to a choice of input registers, 1–16, the rate of transfer of the sequential information can also be varied. That is, if the CD4512 were addressed at a rate that is 8


times faster than the shift frequency of the input registers, the most significant bit (MSB) from each register could be selected for transfer to the data bus. Therefore, all of the most significant bits from all of the registers can be transferred to the data bus before the next most significant bit is presented for transfer by the input registers.

Information from the 3-STATE bus is redistributed by the CD4514B 4-bit latch/decoder. Using the 4-bit address, INA-IND, the information on the inhibit line can be transferred to the addressed output line to the desired output registers, A-P. This distribution of data bits to the output registers can be made in many complex patterns. For example, all of the most significant bits from the input registers can be routed into output register A, all of the next most significant bits into register B, etc. In this way horizontal, vertical, or other methods of data slicing can be implemented









24-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-011, 0.600" Wide Package Number N24A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

#### LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com

Go

Home >> Find products >>

#### **CD4515BC**

4-Bit Latched/4-to-16 Line Decoders

#### Contents

- General description
- Features
- Product status/pricing/packaging
- Order Samples

#### **General description**

The CD4514BC and CD4515BC are 4-to-16 line decoders with latched inputs implemented with complementary MOS (CMOS) circuits constructed with N- and P-channel enhancement mode transistors. These circuits are primarily used in decoding applications where low power dissipation and/or high noise immunity is required.

Qualification Support

The CD4514BC (output active high option) presents a logical "1" at the selected output, whereas the CD4515BC presents a logical "0" at the selected output. The input latches are R-S type flip-flops, which hold the last input data presented prior to the strobe transition from "1" to "0". This input data is decoded and the corresponding output is activated. An output inhibit line is also available.

#### back to top

#### **Features**

- Wide supply voltage range: 3.0V to 15V High noise immunity: 0.45 V<sub>DD</sub> (typ.)
- Low power TTL: fan out of 2

compatibility: driving 74L

- Low quiescent power dissipation: 0.025 μW/package @ 5.0 V<sub>DC</sub>
- Single supply operation

BUY

Datasheet Download this datasheet



e-mail this datasheet



This page Print version

#### Related Links

Request samples

How to order products

**Product Change Notices** (PCNs)

Support

Sales support

Quality and reliability

Design center

- Input impedance = 10<sup>12</sup>ohm typically
   Plug-in replacement for MC14514, MC14515

#### back to top

Product status/pricing/packaging

BUY

Product	Product status	Pb-free Status	Package type	Leads	Packing method	Package Marking Convention**		
CD4515BCN_NL	Not recommended for new designs	<b>Ø</b>	DIP	24	RAIL	Line 1: <b>\$Y</b> (Fairchild logo)  & <b>Z</b> (Asm. Plant Code)  & <b>4</b> (4-Digit Date Code)  & <b>T</b> (Die Trace Code)  Line 2: CD4515BCN		



Indicates product with Pb-free second-level interconnect. For more information click here.

Package marking information for product CD4515BC is available. Click here for more information.

#### back to top

#### **Qualification Support**

Click on a product for detailed qualification data

Product				
CD4515BCN_NL				

#### back to top

© 2007 Fairchild Semiconductor



Products | Design Center | Support | Company News | Investors | My Fairchild | Contact Us | Site Index | Privacy Policy | Site Terms & Conditions | Standard Terms & Conditions |