

National Semiconductor is now part of
Texas Instruments.

Search <http://www.ti.com/> for the latest technical
information and details on our current products and services.

DS32EV100

Programmable Single Equalizer

General Description


The DS32EV100 programmable equalizer provides compensation for transmission medium losses and reduces the medium-induced deterministic jitter for NRZ data channel. The DS32EV100 is optimized for operation up to 3.2 Gbps for both cables and FR4 traces. The equalizer channel has eight levels of input equalization that can be programmed by three control pins.

The equalizer supports both AC and DC-coupled data paths for long run length data patterns such as PRBS-31, and balanced codes such as 8b/10b. The device uses differential current-mode logic (CML) inputs and outputs. The DS32EV100 is available in a 3 mm x 4 mm 14-pin leadless LLP package. Power is supplied from either a 2.5V or 3.3V supply.


Features

- Equalizes up to 14 dB loss at 3.2 Gbps
- 8 levels of programmable equalization
- Operates up to 3.2 Gbps with 40" FR4 traces
- 0.12 UI residual deterministic jitter at 3.2 Gbps with 40" FR4 traces
- Single 2.5V or 3.3V power supply
- Supports AC or DC-Coupling with wide input common-mode
- Low power consumption: 100 mW Typ at 2.5V
- Small 3 mm x 4 mm 14-pin LLP package
- > 8 kV HBM ESD Rating
- -40 to 85°C operating temperature range

Simplified Application Diagram



Pin Diagram



20206503
14-Pin LLP Package (3 mm x 4 mm x 0.8 mm, 0.5 mm pitch)
 See NS Package Number SQA14A

Ordering Information

NSID	Package Type, Qty Size	Package ID
DS32EV100SD	14-pin LLP (3 mm x 4 mm x 0.8 mm, 0.5 mm pitch, reel of 1000)	SDA14A
DS32EV100SDX	14-pin LLP (3 mm x 4 mm x 0.8 mm, 0.5 mm pitch, reel of 4500)	SDA14A

Pin Descriptions

Pin Name	Pin #	I/O, Type	Description
HIGH SPEED DIFFERENTIAL I/O			
IN-	4	I, CML	Inverting and non-inverting CML differential inputs to the equalizer. An on-chip 100Ω terminating resistor is connected between IN+ and IN-. Refer to Figure 4.
IN+	3		
OUT-	11	O, CML	Inverting and non-inverting CML differential outputs from the equalizer. An on-chip 50Ω terminating resistor connects OUT+ to V _{DD} and OUT- to V _{DD} .
OUT+	12		
EQUALIZATION CONTROL			
BST_2	14	I,	BST_2, BST_1, and BST_0 select the equalizer strength. BST_2 is internally pulled high. BST_1 and BST_0 are internally pulled low.
BST_1	7	LVCMO	
BST_0	8	S	
POWER			
V _{DD}	5	Power	V _{DD} = 2.5V ±5% or 3.3V ±10%. V _{DD} pins should be tied to V _{DD} plane through low inductance path. A 0.01μF bypass capacitor should be connected between each V _{DD} pin to GND planes.
GND	2, 6, 9, 10, 13	Power	Ground reference. GND should be tied to a solid ground plane through a low impedance path.
DAP	PAD	Power	Ground reference. The exposed pad at the center of the package must be connected to ground plane of the board.
OTHER			
NC	1		Reserved. Leave no Connect.

Note: I = Input, O = Output

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V_{DD})	-0.5V to +4.0V
CMOS Input Voltage	-0.5V to +4.0V
CMOS Output Voltage	-0.5V to +4.0V
CML Input/Output Voltage	-0.5V to +4.0V
Junction Temperature	+150°C
Storage Temperature	-65°C to +150°C
Lead Temperature Soldering, 4 sec	+260°C

ESD Rating

HBM, 1.5 k Ω , 100 pF	> 8 kV
EIAJ, 0 Ω , 200 pF	> 250 V
Thermal Resistance, θ_{JA} , No Airflow	40 °C/W

Recommended Operating Conditions

	Min	Typ	Max	Units
Supply Voltage (Note 9)				
$V_{DD2.5}$ to GND	2.375	2.5	2.625	V
$V_{DD3.3}$ to GND	3.0	3.3	3.6	V
Ambient Temperature	-40	25	+85	°C

Electrical Characteristics

Over recommended operating supply and temperature ranges unless otherwise specified. (Note 2,3)

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
POWER						
P	Power Supply Consumption	$V_{DD2.5}$		100	150	mW
		$V_{DD3.3}$		140	200	mW
N	Supply Noise Tolerance (Note 4)	50 Hz – 100 Hz		100		mV _{P-P}
		100 Hz – 10 MHz		40		mV _{P-P}
		10 MHz – 1.6GHz		10		mV _{P-P}
LVTTL DC SPECIFICATIONS						
V_{IH}	High Level Input Voltage	$V_{DD2.5}$	1.6		$V_{DD2.5}$	V
		$V_{DD3.3}$	2.0		$V_{DD3.3}$	V
V_{IL}	Low Level Input Voltage		-0.3		0.8	V
V_{OH}	High Level Output Voltage	$I_{OH} = -3mA, V_{DD2.5}$	2.0			V
		$I_{OH} = -3mA, V_{DD3.3}$	2.4			V
V_{OL}	Low Level Output Voltage	$I_{OL} = 3mA$			0.4	V
I_{IN}	Input Current	$V_{IN} = V_{DD}$		+1.8	+15	μA
		$V_{IN} = GND$	-15	0		μA
I_{IN-P}	Input Leakage Current with Internal Pull-Down/Up Resistors	$V_{IN} = V_{DD}$, with internal pull-down resistors		+95		μA
		$V_{IN} = GND$, with internal pull-up resistors	-20			μA
CML RECEIVER INPUTS (IN+, IN-)						
V_{TX}	Source Transmit Launch Signal Level (IN diff)	AC-Coupled or DC-Coupled Requirement, Differential measurement at point A. (Figure 1)	400		1600	mV _{P-P}
V_{INTRE}	Input Threshold Voltage	Differential measurement at point B. (Figure 1)		120		mV _{P-P}
V_{DDTX}	Supply Voltage of Transmitter to EQ	DC-Coupled Requirement	1.6		V_{DD}	V
V_{ICMDC}	Input Common-Mode Voltage	DC-Coupled Requirement Differential measurement at point A. (Figure 1), (Note 7)	$V_{DDTX}-0.8$		$V_{DDTX}-0.2$	V
R_{LI}	Differential Input Return Loss	100 MHz – 1.6 GHz, with fixture's effect de-embedded		10		dB

Symbol	Parameter	Conditions	Min	Typ (Note 2)	Max	Units
R_{IN}	Input Resistance	Differential Across IN+ and IN-. (Figure 4)	85	100	115	Ω
CML OUTPUTS (OUT+, OUT-)						
V_{OD}	Output Differential Voltage Level (OUT diff)	Differential measurement with OUT+ and OUT- terminated by 50 Ω to GND, AC-Coupled (Figure 2)	550	620	725	mV _{P-P}
V_{OCM}	Output Common-Mode Voltage	Single-ended measurement DC-Coupled with 50 Ω terminations (Note 7)	$V_{DD}-0.2$		$V_{DD}-0.1$	V
t_R, t_F	Transition Time	20% to 80% of differential output voltage, measured within 1" from output pins. (Figure 2) (Note 7)	20		60	ps
R_O	Output Resistance	Single-ended to V_{DD}	42	50	58	Ω
R_{LO}	Differential Output Return Loss	100 MHz – 1.6 GHz, with fixture's effect de-embedded. IN+ = static high.		10		dB
t_{PLHD}	Differential Low to High Propagation Delay	Propagation delay measurement at 50% V_{OD} between input to output, 100 Mbps (Figure 3), (Note 7)		240		ps
t_{PHLD}	Differential High to Low Propagation Delay			240		ps
EQUALIZATION						
DJ1	Residual Deterministic Jitter at 3.2 Gbps	40" of 6 mil microstrip FR4, EQ Setting 0x06, PRBS-7 (27-1) pattern (Note 5, 6)		0.12	0.2	UI _{P-P}
DJ2	Residual Deterministic Jitter at 2.5 Gbps	40" of 6 mil microstrip FR4, EQ Setting 0x06, PRBS-7 (27-1) pattern (Note 5, 6)		0.1	0.16	UI _{P-P}
DJ3	Residual Deterministic Jitter at 1 Gbps	40" of 6 mil microstrip FR4, EQ Setting 0x06, PRBS-7 (27-1) pattern (Note 5, 6)		0.05		UI _{P-P}
RJ	Random Jitter	(Note 7, 8)		0.5		ps _{rms}

Note 1: "Absolute Maximum Ratings" indicate limits beyond which damage to the device may occur, including inoperability and degradation of device reliability and/or performance. Functional operation of the device and/or non-degradation at the Absolute Maximum Ratings or other conditions beyond those indicated in the Recommended Operating Conditions is not implied. The Recommended Operating Conditions indicate conditions at which the device is functional and the device should not be operated beyond such conditions. Absolute Maximum Numbers are guaranteed for a junction temperature range of -40°C to +125°C. Models are validated to Maximum Operating Voltages only.

Note 2: Typical values represent most likely parametric norms at $V_{DD} = 3.3V$ or $2.5V$, $T_A = 25^\circ C$., and at the Recommended Operation Conditions at the time of product characterization and are not guaranteed.

Note 3: The Electrical Characteristics tables list guaranteed specifications under the listed Recommended Operating Conditions except as otherwise modified or specified by the Electrical Characteristics Conditions and/or Notes. Typical specifications are estimations only and are not guaranteed.

Note 4: Allowed supply noise (mV_{P-P} sine wave) under typical conditions.


Note 5: Specification is guaranteed by characterization at optimal boost setting and is not tested in production.

Note 6: Deterministic jitter is measured at the differential outputs (point C of Figure 1), minus the deterministic jitter before the test channel (point A of Figure 1). Random jitter is removed through the use of averaging or similar means.

Note 7: Measured with clock-like {11111 00000} pattern.


Note 8: Random jitter contributed by the equalizer is defined as $\sqrt{J_{OUT}^2 - J_{IN}^2}$. J_{OUT} is the random jitter at equalizer outputs in ps_{rms}, see point C of Figure 1; J_{IN} is the random jitter at the input of the equalizer in ps_{rms}, see Figure 1.

Note 9: The $V_{DD2.5}$ is $V_{DD} = 2.5V \pm 5\%$ and $V_{DD3.3}$ is $V_{DD} = 3.3V \pm 10\%$.




20206504

FIGURE 1. Test Setup Diagram




20206505

FIGURE 2. CML Output Transition Times



20206506

FIGURE 3. Propagation Delay Timing Diagram




20206514

FIGURE 4. Simplified Receiver Input Termination Circuit

DS32EV100 Functional Descriptions and Applications Information

The DS32EV100 is a programmable equalizer optimized for operation up to 3.2 Gbps for backplane and cable applica-

tions. The equalizer channel consists of an equalizer stage, a limiting amplifier, a DC offset correction block, and a CML driver as shown in Figure 5.



20206507

FIGURE 5. Simplified Block Diagram

EQUALIZER BOOST CONTROL

The equalizer channel supports eight programmable levels of equalization boost, and is controlled by the Boost Set pins (BST_[2:0]) in accordance with Table 1. The eight levels of boost settings enables the DS32EV100 to address a wide range of media loss and data rates.

TABLE 1. EQ Boost Control Table

6 mil Microstrip FR4 Trace Length (in)	24 AWG Twin-AX Cable Length (m)	Channel Loss 1.6 GHz (dB)	BST_N [2, 1, 0]
0	0	0	0 0 0
5	2	3	0 0 1
10	3	6	0 1 0
15	4	7	0 1 1
20	5	8	1 0 0 (Default)
25	6	10	1 0 1
30	7	12	1 1 0
40	10	14	1 1 1

GENERAL RECOMMENDATIONS

The DS32EV100 is a high performance circuit capable of delivering excellent performance. Careful attention must be paid to the details associated with high-speed design as well as providing a clean power supply. Refer to the LVDS Owner's Manual for more detailed information on high-speed design tips to address signal integrity design issues.

PCB LAYOUT CONSIDERATIONS FOR DIFFERENTIAL PAIRS

The CML inputs and outputs must have a controlled differential impedance of 100Ω. It is preferable to route CML lines exclusively on one layer of the board, particularly for the input traces. The use of vias should be avoided if possible. If vias

must be used, they should be used sparingly and must be placed symmetrically for each side of a given differential pair. Route the CML signals away from other signals and noise sources on the printed circuit board. See AN-1187 for additional information on LLP packages.

POWER SUPPLY BYPASSING

Two approaches are recommended to ensure that the DS32EV100 is provided with an adequate power supply. First, the supply (V_{DD}) and ground (GND) pins should be connected to power planes routed on adjacent layers of the printed circuit board. The layer thickness of the dielectric should be minimized so that the V_{DD} and GND planes create a low inductance supply with distributed capacitance. Second, careful attention to supply bypassing through the proper use of bypass capacitors is required. A 0.01μF bypass capacitor should be connected to each V_{DD} pin such that the capacitor is placed as close as possible to the DS32EV100. Smaller body size capacitors can help facilitate proper component placement. Additionally, three capacitors with capacitance in the range of 2.2 μF to 10 μF should be incorporated in the power supply bypassing design as well. These capacitors can be either tantalum or an ultra-low ESR ceramic and should be placed as close as possible to the DS32EV100.

DC COUPLING

The DS32EV100 supports both AC coupling with external ac coupling capacitor, and DC coupling to its upstream driver, or downstream receiver. With DC coupling, users must ensure the input signal common mode is within the range of the electrical specification V_{ICMDC} and the device output is terminated with 50 Ω to V_{DD} . When power-up and power-down the device, both the DS32EV100 and the downstream receiver should be power-up and power-down together. This is to avoid the internal ESD structures at the output of the DS32EV100 at power-down from being turned on by the downstream receiver.

Typical Performance Eye Diagrams and Curves




Figure 5. Equalized Signal
(40 in FR4, 1 Gbps, PRBS 7, 0x07 Setting)

20206508




Figure 6. Equalized Signal
(40 in FR4, 2.5 Gbps, PRBS 7, 0x07 Setting)

20206509




Figure 7. Equalized Signal
(40 in FR4, 3.2Gbps, PRBS 7, 0x07 Setting)

20206510




Figure 8. Equalized Signal
(10m 24 AWG Twin-AX Cable, 3.2 Gbps, PRBS 7, 0x07 Setting)

20206511




Figure 9. Equalized Signal
(32 in Tyco XAUI Backplane, 3.125 Gbps, PRBS 7, 0x07 Setting)

20206512





Figure 10. DJ vs. EQ Setting (3.2 Gbps)

20206513

Physical Dimensions inches (millimeters) unless otherwise noted



DIMENSIONS ARE IN MILLIMETERS
DIMENSIONS IN () FOR REFERENCE ONLY

14-Pin Leadless LLP Package (3 mm x 4 mm x 0.8 mm, 0.5 mm pitch)
Order Number DS32EV100SD
NS Package Number SDA14A

SDA14A (Rev A)

Notes

Notes

For more National Semiconductor product information and proven design tools, visit the following Web sites at:

Products		Design Support	
Amplifiers	www.national.com/amplifiers	WEBENCH® Tools	www.national.com/webench
Audio	www.national.com/audio	App Notes	www.national.com/appnotes
Clock and Timing	www.national.com/timing	Reference Designs	www.national.com/refdesigns
Data Converters	www.national.com/adc	Samples	www.national.com/samples
Interface	www.national.com/interface	Eval Boards	www.national.com/evalboards
LVDS	www.national.com/lvds	Packaging	www.national.com/packaging
Power Management	www.national.com/power	Green Compliance	www.national.com/quality/green
Switching Regulators	www.national.com/switchers	Distributors	www.national.com/contacts
LDOs	www.national.com/ldo	Quality and Reliability	www.national.com/quality
LED Lighting	www.national.com/led	Feedback/Support	www.national.com/feedback
Voltage Reference	www.national.com/vref	Design Made Easy	www.national.com/easy
PowerWise® Solutions	www.national.com/powerwise	Solutions	www.national.com/solutions
Serial Digital Interface (SDI)	www.national.com/sdi	Mil/Aero	www.national.com/milaero
Temperature Sensors	www.national.com/tempensors	SolarMagic™	www.national.com/solarmagic
Wireless (PLL/VCO)	www.national.com/wireless	PowerWise® Design University	www.national.com/training

THE CONTENTS OF THIS DOCUMENT ARE PROVIDED IN CONNECTION WITH NATIONAL SEMICONDUCTOR CORPORATION ("NATIONAL") PRODUCTS. NATIONAL MAKES NO REPRESENTATIONS OR WARRANTIES WITH RESPECT TO THE ACCURACY OR COMPLETENESS OF THE CONTENTS OF THIS PUBLICATION AND RESERVES THE RIGHT TO MAKE CHANGES TO SPECIFICATIONS AND PRODUCT DESCRIPTIONS AT ANY TIME WITHOUT NOTICE. NO LICENSE, WHETHER EXPRESS, IMPLIED, ARISING BY ESTOPPEL OR OTHERWISE, TO ANY INTELLECTUAL PROPERTY RIGHTS IS GRANTED BY THIS DOCUMENT.

TESTING AND OTHER QUALITY CONTROLS ARE USED TO THE EXTENT NATIONAL DEEMS NECESSARY TO SUPPORT NATIONAL'S PRODUCT WARRANTY. EXCEPT WHERE MANDATED BY GOVERNMENT REQUIREMENTS, TESTING OF ALL PARAMETERS OF EACH PRODUCT IS NOT NECESSARILY PERFORMED. NATIONAL ASSUMES NO LIABILITY FOR APPLICATIONS ASSISTANCE OR BUYER PRODUCT DESIGN. BUYERS ARE RESPONSIBLE FOR THEIR PRODUCTS AND APPLICATIONS USING NATIONAL COMPONENTS. PRIOR TO USING OR DISTRIBUTING ANY PRODUCTS THAT INCLUDE NATIONAL COMPONENTS, BUYERS SHOULD PROVIDE ADEQUATE DESIGN, TESTING AND OPERATING SAFEGUARDS.

EXCEPT AS PROVIDED IN NATIONAL'S TERMS AND CONDITIONS OF SALE FOR SUCH PRODUCTS, NATIONAL ASSUMES NO LIABILITY WHATSOEVER, AND NATIONAL DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY RELATING TO THE SALE AND/OR USE OF NATIONAL PRODUCTS INCLUDING LIABILITY OR WARRANTIES RELATING TO FITNESS FOR A PARTICULAR PURPOSE, MERCHANTABILITY, OR INFRINGEMENT OF ANY PATENT, COPYRIGHT OR OTHER INTELLECTUAL PROPERTY RIGHT.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS PRIOR WRITTEN APPROVAL OF THE CHIEF EXECUTIVE OFFICER AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

Life support devices or systems are devices which (a) are intended for surgical implant into the body, or (b) support or sustain life and whose failure to perform when properly used in accordance with instructions for use provided in the labeling can be reasonably expected to result in a significant injury to the user. A critical component is any component in a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness.

National Semiconductor and the National Semiconductor logo are registered trademarks of National Semiconductor Corporation. All other brand or product names may be trademarks or registered trademarks of their respective holders.

Copyright© 2009 National Semiconductor Corporation

For the most current product information visit us at www.national.com



**National Semiconductor
Americas Technical
Support Center**
Email: support@nsc.com
Tel: 1-800-272-9959

**National Semiconductor Europe
Technical Support Center**
Email: europe.support@nsc.com

**National Semiconductor Asia
Pacific Technical Support Center**
Email: ap.support@nsc.com

**National Semiconductor Japan
Technical Support Center**
Email: jpn.feedback@nsc.com