

COM'L: H-5/7/10/15/25, Q-10/15/25 IND: H-15/25, Q-20/25

# PALCE20V8 Family EE CMOS 24-Pin Universal Programmable Array Logic

### **DISTINCTIVE CHARACTERISTICS**

- ◆ Pin and function compatible with all PAL<sup>®</sup> 20V8 devices
- Electrically erasable CMOS technology provides reconfigurable logic and full testability
- High-speed CMOS technology
  - 5-ns propagation delay for "-5" version
  - 7.5-ns propagation delay for "-7" version
- Direct plug-in replacement for a wide range of 24-pin PAL devices
- Programmable enable/disable control
- Outputs individually programmable as registered or combinatorial
- Peripheral Component Interconnect (PCI) compliant
- Preloadable output registers for testability
- Automatic register reset on power-up
- Cost-effective 24-pin plastic SKINNY DIP and 28-pin PLCC packages
- Extensive third-party software and programmer support
- Fully tested for 100% programming and functional yields and high reliability
- Programmable output polarity
- 5-ns version utilizes a split leadframe for improved performance

### **GENERAL DESCRIPTION**


The PALCE20V8 is an advanced PAL device built with low-power, high-speed, electricallyerasable CMOS technology. Its macrocells provide a universal device architecture. The PALCE20V8 is fully compatible with the GAL20V8 and can directly replace PAL20R8 series devices and most 24-pin combinatorial PAL devices.

Device logic is automatically configured according to the user's design specification. A design is implemented using any of a number of popular design software packages, allowing automatic creation of a programming file based on Boolean or state equations. Design software also verifies the design and can provide test vectors for the finished device. Programming can be accomplished on standard PAL device programmers.

The PALCE20V8 utilizes the familiar sum-of-products (AND/OR) architecture that allows users to implement complex logic functions easily and efficiently. Multiple levels of combinatorial logic can always be reduced to sum-of-products form, taking advantage of the very wide input gates available in PAL devices. The equations are programmed into the device through floating-gate cells in the AND logic array that can be erased electrically.

The fixed OR array allows up to eight data product terms per output for logic functions. The sum of these products feeds the output macrocell. Each macrocell can be programmed as registered or combinatorial with an active-high or active-low output. The output configuration is determined by two global bits and one local bit controlling four multiplexers in each macrocell.

### **BLOCK DIAGRAM**



## FUNCTIONAL DESCRIPTION


The PALCE20V8 is a universal PAL device. It has eight independently configurable macrocells  $(MC_0-MC_7)$ . Each macrocell can be configured as a registered output, combinatorial output, combinatorial I/O, or dedicated input. The programming matrix implements a programmable AND logic array, which drives a fixed OR logic array. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Pins 1 and 13 serve either as array inputs or as clock (CLK) and output enable (OE) for all flip-flops.

Unused input pins should be tied directly to  $V_{CC}$  or GND. Product terms with all bits unprogrammed (disconnected) assume the logical HIGH state, and product terms with both true and complement of any input signal connected assume a logical LOW state.

The programmable functions on the PALCE20V8 are automatically configured from the user's design specification, which can be in a number of formats. The design specification is processed

by development software to verify the design and create a programming file. This file, once downloaded to a programmer, configures the device according to the user's desired function.

The user is given two design options with the PALCE20V8. First, it can be programmed as an emulated PAL device. This includes the PAL20R8 series and most 24-pin combinatorial PAL devices. The PAL device programmer manufacturer will supply device codes for the standard PAL architectures to be used with the PALCE20V8. The programmer will program the PALCE20V8 to the corresponding PAL device architecture. This allows the user to use existing standard PAL device JEDEC files without making any changes to them. Alternatively, the device can be programmed directly as a PALCE20V8. Here the user must use the PALCE20V8 device code. This option provides full utilization of the macrocells, allowing non-standard architectures to be built.



\*In macrocells  $MC_0$  and  $MC_7$ , SG1 is replaced by  $\overline{SG0}$  on the feedback multiplexer.

Figure 1. PALCE20V8 Macrocell

16491E

### CONFIGURATION OPTIONS

Each macrocell can be configured as one of the following: registered output, combinatorial output, combinatorial I/O or dedicated input. In the registered output configuration, the output buffer is enabled by the OE pin. In the combinatorial configuration, the buffer is either controlled by a product term or always enabled. In the dedicated input configuration, the buffer is always disabled. A macrocell configured as a dedicated input derives the input signal from an adjacent I/O.

The macrocell configurations are controlled by the configuration control word. It contains 2 global bits (SG0 and SG1) and 16 local bits (SL0<sub>0</sub> through SL0<sub>7</sub> and SL1<sub>0</sub> through SL1<sub>7</sub>). SG0 determines whether registers will be allowed. SG1 determines whether the PALCE20V8 will emulate a PAL20R8 family or a combinatorial device. Within each macrocell, SL0,, in conjunction with SG1, selects the configuration of the macrocell and  $SL1_x$  sets the output as either active low or active high.

The configuration bits work by acting as control inputs for the multiplexers in the macrocell. There are four multiplexers: a product term input, an enable select, an output select, and a feedback select multiplexer. SG1 and  $SL0_x$  are the control signals for all four multiplexers. In MC<sub>0</sub> and MC<sub>7</sub>, SG0 replaces SG1 on the feedback multiplexer.

These configurations are summarized in Table 1 and illustrated in Figure 2.

If the PALCE20V8 is configured as a combinatorial device, the CLK and OE pins may be available as inputs to the array. If the device is configured with registers, the CLK and OE pins cannot be used as data inputs.

#### **Registered Output Configuration**

The control bit settings are SG0 = 0, SG1 = 1 and  $SL0_x = 0$ . There is only one registered configuration. All eight product terms are available as inputs to the OR gate. Data polarity is determined by SL1<sub>x</sub>. SL1<sub>x</sub> is an input to the exclusive-OR gate which is the D input to the flipflop. SL1<sub>x</sub> is programmed as 1 for inverted output or 0 for non-inverted output. The flip-flop is loaded on the LOW-to-HIGH transition of CLK. The feedback path is from Q on the register. The output buffer is enabled by OE.

### **Combinatorial Configurations**

The PALCE20V8 has three combinatorial output configurations: dedicated output in a nonregistered device, I/O in a non-registered device and I/O in a registered device.

### **Dedicated Output in a Non-Registered Device**

The control settings are SG0 = 1, SG1 = 0, and  $SL0_x = 0$ . All eight product terms are available to the OR gate. Although the macrocell is a dedicated output, the feedback is used, with the exception of pins 18(21) and 19(23). Pins 18(21) and 19(23) do not use feedback in this mode.

#### Note:

<sup>1.</sup> The pin number without parentheses refers to the SKINNY DIP package. The pin number in parentheses refers to the PLCC package.

### Dedicated Input in a Non-Registered Device

The control bit settings are SG0 = 1, SG1 = 0 and  $SL0_x = 1$ . The output buffer is disabled. The feedback signal is an adjacent I/O pin.

### Combinatorial I/O in a Non-Registered Device


The control settings are SG0 = 1, SG1 = 1, and  $SL0_x = 1$ . Only seven product terms are available to the OR gate. The eighth product term is used to enable the output buffer. The signal at the I/O pin is fed back to the AND array via the feedback multiplexer. This allows the pin to be used as an input.

### Combinatorial I/O in a Registered Device


The control bit settings are SG0=0,SG1=1 and  $SL0_x = 1$ . Only seven product terms are available to the OR gate. The eighth product term is used as the output enable. The feedback signal is the corresponding I/O signal.

SG0	SG1	slo <sub>X</sub>	Cell Configuration	Devices Emulated	SG0	SG1	slo <sub>X</sub>	Cell Configuration	Devices Emulated
		Device	e Uses Registers				Device	Jses No Registers	
0	1	0	Registered Output	PAL20R8, 20R6, 20R4	1	0	0	Combinatorial Output	PAL20L2, 18L4, 16L6, 14L8
0	1	1	Combinatorial I/O	PAL20R6, 20R4	1	0	1	Input	PAL20L2, 18L4, 16L6
	•	•			1	1	1	Combinatorial I/O	PAL20L8


Table 1. Macrocell Configuration



a. Registered active Low



c. Combinatorial I/O active low



e. Combinatorial output active low

#### Notes:

- 1. Feedback is not available on pins 18 (21) and 19 (23) in the combinatorial output mode.
- 2. This macrocell configuration is not available on pins 18 (21) and 19 (23).

g. Dedicated input

Figure 2. Macrocell Configurations


16491E


Adjacent I/O Pin

#### PALCE20V8 Family

b. Registered active high

d. Combinatorial I/O active high





#### **Power-Up Reset**

All flip-flops power up to a logic LOW for predictable system initialization. Outputs of the PALCE20V8 depend on whether they are selected as registered or combinatorial. If registered is selected, the output will be HIGH. If combinatorial is selected, the output will be a function of the logic.

### **Register Preload**

The register on the PALCE20V8 can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

### **Security Bit**

A security bit is provided on the PALCE20V8 as a deterrent to unauthorized copying of the array configuration patterns. Once programmed, this bit defeats readback and verification of the programmed pattern by a device programmer, securing proprietary designs from competitors. The bit can only be erased in conjunction with the array during an erase cycle.

### **Electronic Signature Word**

An electronic signature word is provided in the PALCE20V8. It consists of 64 bits of programmable memory that can contain any user-defined data. The signature data is always available to the user independent of the security bit.

### **Programming and Erasing**

The PALCE20V8 can be programmed on standard logic programmers. It also may be erased to reset a previously configured device back to its unprogrammed state. Erasure is automatically performed by the programming hardware. No special erase operation is required.

### **Quality and Testability**

The PALCE20V8 offers a very high level of built-in quality. The erasability of the device provides a direct means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming and post-programming functional yields in the industry.

### Technology


The high-speed PALCE20V8H is fabricated with Vantis' advanced electrically erasable (EE) CMOS process. The array connections are formed with proven EE cells. Inputs and outputs are designed to be compatible with TTL devices. This technology provides strong input clamp diodes, output slew-rate control, and a grounded substrate for clean switching.

### **PCI Compliance**


PALCE20V8H devices in the -5/-7/-10 speed grades are fully compliant with the *PCI Local Bus Specification* published by the PCI Special Interest Group. The PALCE20V8H's predictable timing ensures compliance with the PCI AC specifications independent of the design. On the other hand, in CPLD and FPGA architectures without predictable timing, PCI compliance is dependent upon routing and product term distribution.

# V

# LOGIC DIAGRAM



# LOGIC DIAGRAM (CONTINUED)



<sup>16491</sup>E-4 (concluded)

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground
DC Input Voltage0.5 V to V <sub>CC</sub> + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = 0^{\circ}C$ to $75^{\circ}C$ )100 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

Programming conditions may differ.

### **OPERATING RANGES**

### **Commercial (C) Devices**

Ambient Temperature (T <sub>A</sub> ) Operating
in Free Air $0^{\circ}$ C to $+75^{\circ}$ C
Supply Voltage (V <sub>CC</sub> ) with Respect to Ground +4.75 V to +5.25 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.* 

### DC CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description	Min	Мах	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH}$ = -3.2 mA, $V_{IN}$ = $V_{IH}$ or $V_{IL}$ , $V_{CC}$ = Min	2.4		V
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{CC} = Min$		0.5	v
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = 5.25 V, V_{CC} = Max (Note 2)$		10	μA
I <sub>IL</sub>	Input LOW Leakage Current	$V_{IN} = 0$ V, $V_{CC} = Max$ (Note 2)		-100	μA
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$		10	μA
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$		-100	μA
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}, V_{CC} = \text{Max} \text{ (Note 3)}$	-30	-150	mA
I <sub>CC</sub> (Static)	Supply Current for -5	Outputs Open ( $I_{OUT} = 0$ mA), $V_{IN} = 0$ V $V_{CC} = Max$		125	mA
I <sub>CC</sub> (Dynamic)	Supply Current for -7 and -10	Outputs Open ( $I_{OUT} = 0$ mA), V <sub>CC</sub> = Max, f = 25 MHz		115	mA

#### Notes:

1. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.

2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).

*3.* Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5$  V has been chosen to avoid test problems caused by tester ground degradation.

# CAPACITANCE<sup>1</sup>

Parameter Symbol	Parameter Description	Test Co	onditions	Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C},$	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 V$	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

# SWITCHING CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES <sup>1</sup>

Parameter				-	-5 -7 -1		10			
Symbol		Parameter Des	cription	Min <sup>2</sup>	Max	Min <sup>2</sup>	Max	Min <sup>2</sup>	Max	Unit
t <sub>PD</sub>	Input or Feed	back to Combinatorial	Output	1	5	3	7.5	3	10	ns
t <sub>S</sub>	Setup Time fro	om Input or Feedback	to Clock	3		5		7.5		ns
t <sub>H</sub>	Hold Time			0		0		0		ns
t <sub>CO</sub>	Clock to Outp	ut		1	4	1	5	3	7.5	ns
t <sub>SKEWR</sub>	Skew Between	en Registered Outputs (Note 3)			1		1		1	ns
t <sub>WL</sub>		LOW		3		4		6		ns
t <sub>WH</sub>	- Clock Width	HIGH		3		4		6		ns
	Maximum Frequency (Note 4)	External Feedback	$1/(t_{\rm S}+t_{\rm CO})$	142.8		100		66.7		MHz
f <sub>MAX</sub>		Internal Feedback (f <sub>CNT</sub> )	$1/(t_{S}+t_{CF})$ (Note 5)	166		125		71.4		MHz
		No Feedback	$1/(t_{WH}+t_{WL})$	166		125		83.3		MHz
t <sub>PZX</sub>	OE to Output I	Enable	1	1	6	1	6	2	10	ns
t <sub>PXZ</sub>	OE to Output Disable		1	5	1	6	2	10	ns	
t <sub>EA</sub>	Input to Output Enable Using Product Term Control		2	6	3	9	3	10	ns	
t <sub>ER</sub>	Input to Outpu	ut Disable Using Produ	ıct Term Control	2	5	3	9	3	10	ns

#### Notes:

- 1. See "Switching Test Circuit" for test conditions.
- 2. Output delay minimums for  $t_{PD}$ ,  $t_{CO}$ ,  $t_{PZX}$ ,  $t_{PXZ}$ ,  $t_{EA}$ , and  $t_{ER}$  are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
- 3. Skew testing takes into account pattern and switching direction differences between outputs that have equal loading.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 5.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback) –  $t_S$ .

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature $\ldots \ldots \ldots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage $\ldots$ 0.5 V to V_{CC} + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current (T <sub>A</sub> = 0°C to 75°C)100 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability.

Programming conditions may differ.

### **OPERATING RANGES**

### **Commercial (C) Devices**

Ambient Temperature (T <sub>A</sub> )	
Operating in Free Air	$0^{\circ}$ C to $+75^{\circ}$ C
Supply Voltage (V <sub>CC</sub> )	

with Respect to Ground  $\dots +4.75$  V to +5.25 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.* 

### DC CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description	Min	Мах	Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH}$ = -3.2 mA, $V_{IN}$ = $V_{IH}$ or $V_{IL},V_{CC}$ = Min	2.4		V
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 24$ mA, $V_{IN} = V_{IH}$ or $V_{IL}, V_{CC} = Min$		0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	v
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = 5.25 \text{ V}, V_{CC} = \text{Max} \text{ (Note 2)}$		10	μA
I <sub>IL</sub>	Input LOW Leakage Current	$V_{IN} = 0 V, V_{CC} = Max (Note 2)$		-100	μA
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$		10	μA
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$		-100	μA
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 V, V_{CC} = Max \text{ (Note 3)}$	-30	-150	mA
I <sub>CC</sub> (Dynamic)	Supply Current for -10	Outputs Open ( $I_{OUT} = 0$ mA), $V_{CC} = Max$ , f = 15 MHz (Note 4)		55	mA

#### Notes:

- 1. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- *3.* Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5$  V has been chosen to avoid test problems caused by tester ground degradation.
- 4. This parameter is guaranteed worst case under test conditions. Refer to the I<sub>CC</sub> vs. frequency graph for typical measurements.

# CAPACITANCE<sup>1</sup>

Parameter Symbol	Parameter Description	Test Co	onditions	Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}, T_{A} = 25^{\circ}\text{C},$	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 V$	f = 1 MHz	8	pF

#### Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

# SWITCHING CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES<sup>1</sup>

Parameter					-10	
Symbol		Parameter D	escription	Min <sup>2</sup>	Max	Unit
t <sub>PD</sub>	Input or Feedback to	Combinatorial Output		3	10	ns
t <sub>S</sub>	Setup Time from Inpu	t or Feedback to Clock		7.5		ns
t <sub>H</sub>	Hold Time			0		ns
t <sub>CO</sub>	Clock to Output	Clock to Output				ns
t <sub>WL</sub>	- Clock Width	LOW		6		ns
t <sub>WH</sub>		HIGH		6		ns
	Maximum Frequency (Note 3)	External Feedback	$1/(t_{\rm S}+t_{\rm CO})$	66.7		MHz
f <sub>MAX</sub>		Internal Feedback (f <sub>CNT</sub> )	$1/(t_{S}+t_{CF})$ (Note 4)	71.4		MHz
		No Feedback	$1/(t_{WH}+t_{WL})$	83.3		MHz
t <sub>PZX</sub>	OE to Output Enable			2	10	ns
t <sub>PXZ</sub>	$\overline{OE}$ to Output Disable			2	10	ns
t <sub>EA</sub>	Input to Output Enabl	e Using Product Term Control		3	10	ns
t <sub>ER</sub>	Input to Output Disab	le Using Product Term Control		3	10	ns

#### Notes:

1. See "Switching Test Circuit" for test conditions.

2. Output delay minimums for  $t_{PD}$ ,  $t_{CO}$ ,  $t_{PZX}$ ,  $t_{PXZ}$ ,  $t_{EA}$ , and  $t_{ER}$  are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.

3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

4.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback) –  $t_S$ .

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground
DC Input Voltage $\ldots$ 0.5 V to V_{CC} + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current ( $T_A = 0^{\circ}C$ to $75^{\circ}C$ )100 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **OPERATING RANGES**

### **Commercial (C) Devices**

Ambient Temperature (T <sub>A</sub> ) Operating
in Free Air $0^{\circ}$ C to $+75^{\circ}$ C
Supply Voltage (V <sub>CC</sub> )
with Respect to Ground +4.75 V to +5.25 V

*Operating ranges define those limits between which the functionality of the device is guaranteed.* 

### DC CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description	Test Description			Unit
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{CC} = Min$		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{CC} = Min$			0.5	V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		v	
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	v	
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = 5.25 \text{ V}, V_{CC} = \text{Max} \text{ (Note 2)}$		10	μA	
I <sub>IL</sub>	Input LOW Leakage Current	$V_{IN} = 0 V, V_{CC} = Max (Note 2)$		-100	μA	
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.25 \text{ V}, V_{CC} = \text{Max}$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$		10	μA	
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ $V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$		-100	μA	
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 \text{ V}, V_{CC} = \text{Max} \text{ (Note 3)}$	-30	-150	mA	
T	Supply Compat	Outputs Open $(I_{OUT} = 0 \text{ mA}),$	Н		90	ml
I <sub>CC</sub>	Supply Current	$V_{CC} = Max, f = 15 MHz$	Q		55	mA

#### Notes:

1. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.

- 2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- 3. Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5$  V has been chosen to avoid test problems caused by tester ground degradation.

# CAPACITANCE<sup>1</sup>

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C},$	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 V$	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

# SWITCHING CHARACTERISTICS OVER COMMERCIAL OPERATING RANGES <sup>1</sup>

Parameter					15	-25		
Symbol	Parameter Description		Min	Мах	Min	Max	Unit	
t <sub>PD</sub>	Input or Feedba	ck to Combinatorial Output	to Combinatorial Output				25	ns
t <sub>S</sub>	Setup Time from	etup Time from Input or Feedback to Clock				15		ns
t <sub>H</sub>	Hold Time	Iold Time				0		ns
t <sub>CO</sub>	Clock to Output	lock to Output			10		12	ns
t <sub>WL</sub>		LOW		8		12		ns
t <sub>WH</sub>	- Clock Width	HIGH		8		12		ns
	Maximum Frequency (Note 2)	External Feedback	$1/(t_{\rm S}+t_{\rm CO})$	45.5		37		MHz
f <sub>MAX</sub>		Internal Feedback (f <sub>CNT</sub> )	$1/(t_{S}+t_{CF})$ (Note 3)	50		40		MHz
		No Feedback	$1/(t_{WH}+t_{WL})$	62.5		41.6		MHz
t <sub>PZX</sub>	OE to Output En	able			15		20	ns
t <sub>PXZ</sub>	OE to Output Dis	OE to Output Disable			15		20	ns
t <sub>EA</sub>	Input to Output	Input to Output Enable Using Product Term Control			15		25	ns
t <sub>ER</sub>	Input to Output	Disable Using Product Term (	Control		15		25	ns

#### Notes:

1. See "Switching Test Circuit" for test conditions.

2. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.

3.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback) –  $t_S$ .

### **ABSOLUTE MAXIMUM RATINGS**

Storage Temperature $\ldots \ldots \ldots -65^{\circ}C$ to $+150^{\circ}C$
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage with Respect to Ground $\ldots \ldots \ldots$ -0.5 V to $\ +7.0 \ V$
DC Input Voltage $\ldots$ 0.5 V to V_{CC} + 0.5 V
DC Output or I/O Pin Voltage
Static Discharge Voltage 2001 V
Latchup Current ( $T_{\rm A}$ = -40°C to +85°C) $\ldots$ . 100 mA
Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

### **OPERATING RANGES**

#### Industrial (I) Devices

Ambient Temperature (T <sub>A</sub> ) Operating
in Free Air
Supply Voltage (V <sub>CC</sub> )
with Respect to Ground +4.5 V to +5.5 V
Operating ranges define those limits between which the

Operating ranges define those limits between which the functionality of the device is guaranteed.

### DC CHARACTERISTICS OVER INDUSTRIAL OPERATING RANGES

Parameter Symbol	Parameter Description	Test Description	Min	Max	Unit	
V <sub>OH</sub>	Output HIGH Voltage	$I_{OH} = -3.2 \text{ mA}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{CC} = Min$		2.4		V
V <sub>OL</sub>	Output LOW Voltage	$I_{OL} = 24 \text{ mA}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{CC} = Min$	$I_{OL} = 24 \text{ mA}, V_{IN} = V_{IH} \text{ or } V_{IL}, V_{CC} = Min$			V
V <sub>IH</sub>	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Input	2.0		V	
V <sub>IL</sub>	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)			0.8	v
I <sub>IH</sub>	Input HIGH Leakage Current	$V_{IN} = 5.5 \text{ V}, V_{CC} = \text{Max} \text{ (Note 2)}$		10	μA	
I <sub>IL</sub>	Input LOW Leakage Current	$V_{IN} = 0 V, V_{CC} = Max \text{ (Note 2)}$		-100	μA	
I <sub>OZH</sub>	Off-State Output Leakage Current HIGH	$V_{OUT} = 5.5 \text{ V}, V_{CC} = \text{Max}, V_{IN} = V_{IH} \text{ or } V_{IL} \text{ (Note 2)}$		10	μA	
I <sub>OZL</sub>	Off-State Output Leakage Current LOW	$V_{OUT} = 0 V, V_{CC} = Max$ , $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 2)	$V_{OUT} = 0 V, V_{CC} = Max$ , $V_{IN} = V_{IH}$ or $V_{IL}$ (Note 2)			μA
I <sub>SC</sub>	Output Short-Circuit Current	$V_{OUT} = 0.5 V, V_{CC} = Max (Note 3)$			-150	mA
		Outputs Open ( $I_{OUT} = 0$ mA),	Н		130	
I <sub>CC</sub>	Supply Current	$V_{CC} = Max, f = 15 MHz$	Q		65	mA

#### Notes:

- 1. These are absolute values with respect to device ground, and all overshoots due to system or tester noise are included.
- 2. I/O pin leakage is the worst case of  $I_{IL}$  and  $I_{OZL}$  (or  $I_{IH}$  and  $I_{OZH}$ ).
- *3.* Not more than one output should be shorted at a time, and the duration of the short-circuit should not exceed one second.  $V_{OUT} = 0.5$  V has been chosen to avoid test problems caused by tester ground degradation.

# CAPACITANCE<sup>1</sup>

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
C <sub>IN</sub>	Input Capacitance	$V_{IN} = 2.0 V$	$V_{CC} = 5.0 \text{ V}, T_A = 25^{\circ}\text{C},$	5	pF
C <sub>OUT</sub>	Output Capacitance	$V_{OUT} = 2.0 V$	f = 1 MHz	8	pF

Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

# SWITCHING CHARACTERISTICS OVER INDUSTRIAL OPERATING RANGES <sup>1</sup>

Parameter					-15		20	-25		
Symbol	Parameter Description		Min	Мах	Min	Max	Min	Max	Unit	
t <sub>PD</sub>	Input or Feed	back to Combinatorial		15		20		25	ns	
t <sub>S</sub>	Setup Time fro	om Input or Feedback	to Clock	12		13		15		ns
t <sub>H</sub>	Hold Time			0		0		0		ns
t <sub>CO</sub>	Clock to Outp	Clock to Output			10		11		12	ns
t <sub>WL</sub>		LOW		8		10		12		ns
t <sub>WH</sub>	- Clock Width	HIGH	HIGH			10		12		ns
	Maximum Frequency (Note 2)	External Feedback	$1/(t_{\rm S}+t_{\rm CO})$	45.5		41.6		37		MHz
f <sub>MAX</sub>		Internal Feedback (f <sub>CNT</sub> )	$1/(t_{\rm S}+t_{\rm CF})$ (Note 3)	50		45.4		40		MHz
		No Feedback	$1/(t_{WH}+t_{WL})$	62.5		50.0		41.6		MHz
t <sub>PZX</sub>	OE to Output	Enable			15		18		20	ns
t <sub>PXZ</sub>	OE to Output Disable			15		18		20	ns	
t <sub>EA</sub>	Input to Outpu	Input to Output Enable Using Product Term Control			15		18		25	ns
t <sub>ER</sub>	Input to Outpu	ut Disable Using Produ	uct Term Control		15		18		25	ns


#### Notes:

1. See "Switching Test Circuit" for test conditions.

2. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.


3.  $t_{CF}$  is a calculated value and is not guaranteed.  $t_{CF}$  can be found using the following equation:  $t_{CF} = 1/f_{MAX}$  (internal feedback) –  $t_S$ .

### SWITCHING WAVEFORMS




16491E-5

a. Combinatorial output




b. Registered output




c. Clock width

16491E-7



16491E-8

d. Input to output disable/enable



e. OE to output disable/enable

16491E-9

#### Notes:


- 1.  $V_T = 1.5 V$
- 2. Input pulse amplitude 0 V to 3.0 V.
- 3. Input rise and fall times 2 ns to 5 ns typical.

### **KEY TO SWITCHING WAVEFORMS**

WAVEFORM	INPUTS	OUTPUTS
	Must be Steady	Will be Steady
	May Change from H to L	Will be Changing from H to L
	May Change from L to H	Will be Changing from L to H
XXXXXX	Don't Care, Any Change Permitted	Changing, State Unknown
$\sum \leftarrow$	Does Not Apply	Center Line is High- Impedance "Off" State

KS000010-PAL


## SWITCHING TEST CIRCUIT



16491E-10

			Commercial											
Specification	S <sub>1</sub>	CL	R <sub>1</sub>	R <sub>2</sub>	Measured Output Value									
t <sub>PD</sub> , t <sub>CO</sub>	Closed	50 pF	50 pF	50 pF	n 50 pF			1.5 V						
t <sub>PZX</sub> , t <sub>EA</sub>	$Z \rightarrow H$ : Open					50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF	50 pF
	$Z \rightarrow L$ : Closed		200 Ω		1.5 V									
	$H \rightarrow Z$ : Open	<b>6</b> D	<b>6</b> D		H 5, 200 O	$\mathrm{H} \rightarrow \mathrm{Z:}  \mathrm{V_{OH}} - 0.5  \mathrm{V}$								
t <sub>PXZ</sub> , t <sub>ER</sub>	$L \rightarrow Z$ : Closed	5 pF		Η-5: 200 Ω	$L \rightarrow Z: V_{OL} + 0.5 V$									

# TYPICAL I<sub>CC</sub> CHARACTERISTICS $V_{CC} = 5 V, T_A = 25^{\circ}C$



I<sub>CC</sub> vs. Frequency

The selected "typical" pattern utilized 50% of the device resources. Half of the macrocells were programmed as registered, and the other half were programmed as combinatorial. Half of the available product terms were used for each macrocell. On any vector, half of the outputs were switching.

By utilizing 50% of the device, a midpoint is defined for  $I_{CC}$ . From this midpoint, a designer may scale the  $I_{CC}$  graphs up or down to estimate the  $I_{CC}$  requirements for a particular design.

### **ENDURANCE CHARACTERISTICS**


The PALCE20V8 is manufactured using Vantis' advanced electrically-erasable (EE) CMOS process. This technology uses an EE cell to replace the fuse link used in bipolar parts. As a result, the device can be erased and reprogrammed—a feature which allows 100% testing at the factory.

Symbol	Parameter	Test Conditions	Value	Unit
t <sub>DR</sub>	Min Pattern Data Retention Time	Max Storage Temperature	10	Years
		Max Operating Temperature	20	Years
N	Max Reprogramming Cycles	Normal Programming Conditions	100	Cycles


### **ROBUSTNESS FEATURES**

The PALCE20V8X-X/5 have some unique features that make them extremely robust, especially when operating in high-speed design environments. Pull-up resistors on inputs and I/O pins cause unconnected pins to default to a known state. Input clamping circuitry limits negative overshoot, eliminating the possibility of false clocking caused by subsequent ringing. A special noise filter makes the programming circuitry completely insensitive to any positive overshoot that has a pulse width of less than about 100 ns for the /5 versions.

### INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR PALCE20V8H-7 AND PALCE20V8H-5



**Typical Input** 




16491E-12


**Typical Output** 

Device	Rev Letter
PALCE20V8H-7	А
PALCE20V8H-5	А

# **INPUT/OUTPUT EQUIVALENT SCHEMATICS FOR /4 VERSIONS**



Input



Device	Rev Letter
PALCE20V8H-10	М
PALCE20V8H-15	L, M
PALCE20V8H-15	М
PALCE20V8H25	М
PALCE20V8H-25	М

#### Topside Marking:


Vantis CMOS PLDs are marked on top of the package in the following manner: PALCEXXX Datecode (3 numbers) Lot ID (4 characters)—(Rev Letter) The Lot ID and Rev Letter are separated by two spaces.

### **POWER-UP RESET**

The PALCE20V8 has been designed with the capability to reset during system power-up. Following power-up, all flip-flops will be reset to LOW. The output state will be HIGH independent of the logic polarity. This feature provides extra flexibility to the designer and is especially valuable in simplifying state machine initialization. A timing diagram and parameter table are shown below. Due to the synchronous operation of the power-up reset and the wide range of ways  $V_{CC}$  can rise to its steady state, two conditions are required to ensure a valid power-up reset. These conditions are:

- The  $V_{CC}$  rise must be monotonic.
- Following reset, the clock input must not be driven from LOW to HIGH until all applicable input and feedback setup times are met.

Parameter Symbol	Parameter Descriptions	Min	Мах	Unit
t <sub>PR</sub>	Power-Up Reset Time		1000	ns
t <sub>S</sub>	Input or Feedback Setup Time			
t <sub>WL</sub>	Clock Width LOW	See Switching Characteristics		





16491E-15

# **TYPICAL THERMAL CHARACTERISTICS**

Parameter			Тур		
Symbol			PDID	PLCC	Unit
θ <sub>jc</sub>	Thermal impedance, junction to case		19	19	°C/W
$\theta_{ja}$	Thermal impedance, junction to ambient		73	55	°C/W
$\theta_{jma}$	Thermal impedance, junction to ambient with air flow	200 lfpm air	61	45	°C/W
		400 lfpm air	53	41	°C/W
		600 lfpm air	50	38	°C/W
		800 lfpm air	47	36	°C/W


Measured at 25°C ambient. These parameters are not tested.

#### Plastic $\theta_{ic}$ Considerations

The data listed for plastic  $\theta_{jc}$  are for reference only and are not recommended for use in calculating junction temperatures. The heat-flow paths in plastic-encapsulated devices are complex, making the  $\theta_{jc}$  measurement relative to a specific location on the package surface. Tests indicate this measurement reference point is directly below the die-attach area on the bottom center of the package. Furthermore,  $\theta_{jc}$  tests on packages are performed in a constant-temperature bath, keeping the package surface at a constant temperature. Therefore, the measurements can only be used in a similar environment.

### **CONNECTION DIAGRAMS**

#### **Top View**



### **PIN DESIGNATIONS**

- CLK = Clock
- GND = Ground
- I = Input
- I/O = Input/Output
- = No Connect


NC

OE

- = Output Enable
- V<sub>CC</sub> = Supply Voltage

### **Commercial and Industrial Products**

Vantis programmable logic products for commercial and industrial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



- $-20 = 20 \text{ ns } t_{\text{PD}}$
- $-25 = 25 \text{ ns } t_{\text{PD}}$

Valid Combinations		
PALCE20V8H-5	JC	/5
PALCE20V8H-7	PC, JC	75
PALCE20V8H-10		/4
PALCE20V8Q-10	РС	/5
PALCE20V8H-15	PC, JC, PI, JI	
PALCE20V8Q-15	PC, JC PI, JI	
PALCE20V8Q-20		/4
PALCE20V8H-25	PC, JC, PI, JI	
PALCE20V8Q-25		

#### **Valid Combinations**

Valid Combinations list configurations planned to be supported in volume for this device. Consult the local Vantis sales office to confirm availability of specific valid combinations and to check on newly released combinations.