

April 2000

FQPF12N60

600V N-Channel MOSFET

General Description


These N-Channel enhancement mode power field effect transistors are produced using Fairchild's proprietary, planar stripe, DMOS technology.

This advanced technology has been especially tailored to minimize on-state resistance, provide superior switching performance, and withstand high energy pulse in the avalanche and commutation mode. These devices are well suited for high efficiency switch mode power supply.

Features

- 5.8A, 600V, $R_{DS(on)}$ = 0.7 Ω @ V_{GS} = 10 V Low gate charge (typical 42 nC)
- Low Crss (typical 25 pF)
- · Fast switching
- 100% avalanche tested
- · Improved dv/dt capability





Absolute Maximum Ratings $T_C = 25$ °C unless otherwise noted

Symbol	Parameter		FQPF12N60	Units	
V _{DSS}	Drain-Source Voltage		600	V	
I _D	Drain Current - Continuous (T _C = 25°	C)	5.8	Α	
	- Continuous (T _C = 100°C)		3.7	Α	
I _{DM}	Drain Current - Pulsed	(Note 1)	23	Α	
V_{GSS}	Gate-Source Voltage		± 30	V	
E _{AS}	Single Pulsed Avalanche Energy	(Note 2)	790	mJ	
I _{AR}	Avalanche Current	(Note 1)	5.8	Α	
E _{AR}	Repetitive Avalanche Energy	(Note 1)	5.5	mJ	
dv/dt	Peak Diode Recovery dv/dt	(Note 3)	4.5	V/ns	
P _D	Power Dissipation (T _C = 25°C) - Derate above 25°C		55	W	
			0.44	W/°C	
T_J , T_{STG}	Operating and Storage Temperature Range		-55 to +150	°C	
T _L	Maximum lead temperature for soldering purposes, 1/8" from case for 5 seconds		300	°C	

Thermal Characteristics

Symbol	Parameter	Тур	Max	Units
$R_{\theta JC}$	Thermal Resistance, Junction-to-Case		2.27	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient		62.5	°C/W

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	aracteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$	600			V
ΔBV _{DSS} / ΔT _J	Breakdown Voltage Temperature Coefficient	I _D = 250 μA, Referenced to 25°C		0.71		V/°C
I _{DSS}	Zoro Coto Voltago Proin Current	V _{DS} = 600 V, V _{GS} = 0 V			10	μΑ
	Zero Gate Voltage Drain Current	V _{DS} = 480 V, T _C = 125°C			100	μΑ
I _{GSSF}	Gate-Body Leakage Current, Forward	V _{GS} = 30 V, V _{DS} = 0 V			100	nA
I _{GSSR}	Gate-Body Leakage Current, Reverse	$V_{GS} = -30 \text{ V}, V_{DS} = 0 \text{ V}$			-100	nA
On Cha	aracteristics					
V _{GS(th)}	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = 250 \mu\text{A}$	3.0		5.0	V
R _{DS(on)}	Static Drain-Source On-Resistance	V _{GS} = 10 V, I _D = 2.9 A		0.55	0.7	Ω
g _{FS}	Forward Transconductance	$V_{DS} = 50 \text{ V}, I_D = 2.9 \text{ A}$ (Note 4)		6.0		S
C _{iss}	Input Capacitance Output Capacitance Reverse Transfer Capacitance	$V_{DS} = 25 \text{ V}, V_{GS} = 0 \text{ V},$ f = 1.0 MHz		1480 200 25	1900 270 35	pF pF pF
	• • • • • • • • • • • • • • • • • • • •	f = 1.0 MHz				•
C _{rss}	Reverse Transier Capacitance			23	33	Ы
Switch	ing Characteristics					
t _{d(on)}	Turn-On Delay Time	V _{DD} = 300 V, I _D = 12 A,		30	70	ns
	T O. D' T	יי ביי טטי י		44 <i>E</i>		
t _r	Turn-On Rise Time	$R_G = 25 \Omega$		115	240	ns
t _r	Turn-Off Delay Time	$R_G = 25 \Omega$		95	240	ns ns
t _{d(off)}		R_G = 25 Ω (Note 4, 5)		_	_	
t _{d(off)}	Turn-Off Delay Time			95	200	ns
t _{d(off)} t _f Q _g	Turn-Off Delay Time Turn-Off Fall Time	(Note 4, 5)		95 85	200	ns ns
$\begin{array}{c} t_r \\ t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \end{array}$	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	(Note 4, 5) V _{DS} = 480 V, I _D = 12 A,		95 85 42	200 180 54	ns ns nC
t _{d(off)} t _f Q _g Q _{gs} Q _{gd}	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	(Note 4, 5) $V_{DS} = 480 \text{ V, } I_{D} = 12 \text{ A,}$ $V_{GS} = 10 \text{ V}$ (Note 4, 5)		95 85 42 8.6	200 180 54 	ns ns nC nC
t _{d(off)} t _f Q _g Q _{gs} Q _{gd}	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	(Note 4, 5) $V_{DS} = 480 \text{ V, } I_{D} = 12 \text{ A,}$ $V_{GS} = 10 \text{ V}$ (Note 4, 5) and Maximum Ratings		95 85 42 8.6	200 180 54 	ns ns nC nC
$egin{array}{l} t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ egin{array}{l} Drain-S \\ I_S \\ \hline \end{array}$	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics at Maximum Continuous Drain-Source Dio	(Note 4, 5) V _{DS} = 480 V, I _D = 12 A, V _{GS} = 10 V (Note 4, 5) Maximum Ratings ode Forward Current	 	95 85 42 8.6 21	200 180 54 5.8	ns ns nC nC
$egin{array}{l} t_{d(off)} \\ t_f \\ Q_g \\ Q_{gs} \\ Q_{gd} \\ \hline egin{array}{c} Q_{gd} \\ \hline egin{array}{c} Drain-S \\ I_{S} \\ I_{SM} \\ \hline \end{array}$	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics at Maximum Continuous Drain-Source Diode Maximum Pulsed Drain-Source Diode F	(Note 4, 5) $V_{DS} = 480 \text{ V, } I_{D} = 12 \text{ A,}$ $V_{GS} = 10 \text{ V}$ (Note 4, 5) and Maximum Ratings and Forward Current Forward Current		95 85 42 8.6 21	200 180 54 5.8 23	ns ns nC nC
$egin{array}{l} t_{d(off)} \\ t_{f} \\ Q_{g} \\ Q_{gs} \\ Q_{gd} \\ \hline egin{array}{l} Drain-S \\ I_{S} \\ \hline \end{array}$	Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Source Diode Characteristics at Maximum Continuous Drain-Source Dio	(Note 4, 5) V _{DS} = 480 V, I _D = 12 A, V _{GS} = 10 V (Note 4, 5) Maximum Ratings ode Forward Current		95 85 42 8.6 21	200 180 54 5.8	ns ns nC nC nC

- **Notes:**1. Repetitive Rating : Pulse width limited by maximum junction temperature 2. L = 43mH, I_{AS} = 5.8A, V_{DD} = 50V, R_{G} = 25 Ω . Starting T_{J} = 25°C 3. I_{SD} ≤ 12A, di/dt ≤ 200A/µs, V_{DD} ≤ BV $_{DSS}$, Starting T_{J} = 25°C 4. Pulse Test : Pulse width ≤ 300µs, Duty cycle ≤ 2% 5. Essentially independent of operating temperature

©2000 Fairchild Semiconductor International Rev. A, April 2000

Typical Characteristics





Figure 1. On-Region Characteristics






Figure 3. On-Resistance Variation vs. Drain Current and Gate Voltage




Figure 4. Body Diode Forward Voltage Variation vs. Source Current and Temperature




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics


Typical Characteristics (Continued)



3.0 (ONIT IN THE PROPERTY OF THE PROPERTY OF

Figure 7. Breakdown Voltage Variation vs. Temperature

Figure 8. On-Resistance Variation vs. Temperature






Figure 9. Maximum Safe Operating Area

Figure 10. Maximum Drain Current vs. Case Temperature






Figure 11. Transient Thermal Response Curve

©2000 Fairchild Semiconductor International Rev. A, April 2000


Gate Charge Test Circuit & Waveform




Resistive Switching Test Circuit & Waveforms





Unclamped Inductive Switching Test Circuit & Waveforms




Peak Diode Recovery dv/dt Test Circuit & Waveforms










©2000 Fairchild Semiconductor International



TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

FACT™ QFET™ FACT Quiet Series™ QS™

FAST® Quiet Series TM FAST TM SuperSOT TM -3 SuperSOT TM -6

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR INTERNATIONAL.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to

result in significant injury to the user.


2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.

©2000 Fairchild Semiconductor International Rev. A, January 2000



- Low gate charge (typical 42 nC)
- Low Crss (typical 25 pF)
- Fast switching
- 100% avalanche tested
- Improved dv/dt capability

back to top

Product status/pricing/packaging

Product	Product status	Pricing*	Package type	Leads	Packing method
FQPF12N60	Full Production	\$1.86	<u>TO-220F</u>	3	RAIL
FQPF12N60T	Full Production	\$1.86	<u>TO-220F</u>	3	RAIL

Product Folder - Fairchild P/N FQPF12N60 - 600V N-Channel QFET

* 1,000 piece Budgetary Pricing

back to top

Models

Package & leads	Condition	Temperature range	Software version	Revision date
PSPICE				
TO-220F-3	Electrical/Thermal	-55°C to 150°C	9.2	Apr 24, 2001

back to top

<u>Home</u> | <u>Find products</u> | <u>Technical information</u> | <u>Buy products</u> | <u>Support</u> | <u>Company</u> | <u>Contact us</u> | <u>Site index</u> | <u>Privacy policy</u>

© Copyright 2002 Fairchild Semiconductor