

- Low  $r_{DS(on)}$ :
  - 0.25  $\Omega$  Typ (Full H-Bridge)
  - 0.4  $\Omega$  Typ (Triple Half H-Bridge)
- Pulsed Current . . . 4 A Per Channel
- Matched Sense Transistors for Class A-B Linear Operation
- Fast Commutation Speed


### description

The TPIC1502 is a monolithic power DMOS array that consists of ten electrically isolated N-channel enhancement-mode power DMOS transistors, four of which are configured as a full H-bridge and six as a triple half H-bridge. The lower stage of the full H-bridge is provided with an integrated sense-FET to allow biasing of the bridge in class A-B operation.

The TPIC1502 is offered in a 24-pin wide-body surface-mount (DW) package and is characterized for operation over the case temperature range of  $-40^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ .

DW PACKAGE (TOP VIEW)		
OUTPUT3	1	24 V <sub>DD3</sub>
SOURCE	2	23 GND
	3	22 GATE3A
GATE3B	4	21 GATE1B
GATE2B	5	20 SENSE
GATE2C	6	19 OUTPUT1
OUTPUT2	7	18 GATE4A
GATE4B	8	17 GATE1A
GATE2A	9	16 GATE5A
GATE5B	10	15 V <sub>DD1</sub>
V <sub>DD2</sub>	11	14 OUTPUT4
SOURCE	12	13 OUTPUT5

### schematic



NOTES: A. Terminals 3 and 23 must be externally connected.  
 B. Terminals 2 and 12 must be externally connected.  
 C. No output may be taken greater than 0.5 V below GND.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

# TPIC1502

## QUAD AND HEX POWER DMOS ARRAY

SLIS054 – OCTOBER 1996

### absolute maximum ratings, $T_C = 25^\circ\text{C}$ (unless otherwise noted)<sup>†</sup>

Supply-to-GND voltage	.....	20 V
Source-to-GND voltage (Q3A, Q4A, Q5A)	.....	20 V
Output-to-GND voltage	.....	20 V
Sense-to-GND voltage	.....	20 V
Gate-to-source voltage range, $V_{GS}$ (Q1A, Q1B, Q2A, Q2B, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	.....	$\pm 20$ V
Gate-to-source voltage, $V_{GS}$ (Q2C)	.....	-0.7 V to 6 V
Continuous gate-to-source zener-diode current (Q2C)	.....	$\pm 10$ mA
Pulsed gate-to-source zener-diode current (Q2C)	.....	$\pm 50$ mA
Continuous drain current, each output (Q1A, Q1B, Q2A, Q2B)	.....	1.5 A
Continuous drain current, each output (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	.....	1.5 A
Continuous drain current (Q2C)	.....	5 mA
Continuous source-to-drain diode current (Q1A, Q1B, Q2A, Q2B)	.....	1.5 A
Continuous source-to-drain diode current (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B)	.....	1.5 A
Continuous source-to-drain diode current (Q2C)	.....	5 mA
Pulsed drain current, each output, $I_{max}$ (Q1A, Q1B, Q2A, Q2B) (see Note 1 and Figure 24)	.....	4 A
Pulsed drain current, each output, $I_{max}$ (Q3A, Q3B, Q4A, Q4B, Q5A, Q5B) (see Note 1 and Figure 25)	.....	4 A
Pulsed drain current, each output, $I_{max}$ (Q2C) (see Note 1)	.....	20 mA
Continuous total power dissipation, $T_C = 70^\circ\text{C}$ (see Note 2 and Figures 24 and 25)	.....	2.86 W
Operating virtual junction temperature range, $T_J$	.....	-40°C to 150°C
Operating case temperature range, $T_C$	.....	-40°C to 125°C
Storage temperature range, $T_{stg}$	.....	-65°C to 150°C
Lead temperature 1.6 mm (1/16 inch) from case for 10 seconds	.....	260°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. Pulse duration = 10 ms, duty cycle = 2%

2. Package mounted in intimate contact with infinite heat sink.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**electrical characteristics, Q1A, Q1B, Q2A, Q2B,  $T_C = 25^\circ\text{C}$  (unless otherwise noted)**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$V_{(\text{BR})\text{DSX}}$	Drain-to-source breakdown voltage	$I_D = 250 \mu\text{A}$ ,	$V_{GS} = 0$	20			V
$V_{GS(\text{th})}$	Gate-to-source threshold voltage	$I_D = 1 \text{ mA}$ ,	$V_{DS} = V_{GS}$ , See Figure 5	1.5	1.85	2.2	V
$V_{GS(\text{th})\text{match}}$	Gate-to-source threshold voltage matching	$I_D = 1 \text{ mA}$ ,	$V_{DS} = V_{GS}$		40		mV
$V_{(\text{BR})}$	Reverse drain-to-GND breakdown voltage	$\text{Drain-to-GND current} = 250 \mu\text{A}$ (D1, D2)		20			V
$V_{(\text{BR})\text{GS}}$	Gate-to-source breakdown voltage, Q2C	$I_{GS} = 100 \mu\text{A}$		6			V
$V_{(\text{BR})\text{SG}}$	Source-to-gate breakdown voltage, Q2C	$I_{GS} = 100 \mu\text{A}$		0.7			V
$V_{(\text{DS})\text{on}}$	Drain-to-source on-state voltage	$I_D = 1.5 \text{ A}$ ,	$V_{GS} = 10 \text{ V}$ , See Notes 3 and 4		0.375	0.45	V
$V_F$	Forward on-state voltage, GND-to-V <sub>DD1</sub> , GND-to-V <sub>DD2</sub>	$I_D = 1.5 \text{ A}$ (D1, D2) See Notes 3 and 4			1.5		V
$V_F(\text{SD})$	Forward on-state voltage, source-to-drain	$I_S = 1.5 \text{ A}$ ,	$V_{GS} = 0$ , See Notes 3 and 4 and Figure 19	0.93	1.2		V
$I_{DSS}$	Zero-gate-voltage drain current	$V_{DS} = 16 \text{ V}$ , $V_{GS} = 0$	$T_C = 25^\circ\text{C}$	0.05	1		$\mu\text{A}$
			$T_C = 125^\circ\text{C}$	0.5	10		
$I_{GSSF}$	Forward gate current, drain short-circuited to source	$V_{GS} = 16 \text{ V}$ ,	$V_{DS} = 0$	10	100		nA
$I_{GSSR}$	Reverse gate current, drain short-circuited to source	$V_{SG} = 16 \text{ V}$ ,	$V_{DS} = 0$	10	100		nA
$I_{lkg}$	Leakage current, V <sub>DD1</sub> -to-GND, V <sub>DD2</sub> -to-GND, gate shorted to source	$V_{DGND} = 16 \text{ V}$	$T_C = 25^\circ\text{C}$	0.05	1		$\mu\text{A}$
			$T_C = 125^\circ\text{C}$	0.5	10		
$r_{DS(\text{on})}$	Static drain-to-source on-state resistance	$V_{GS} = 10 \text{ V}$ , $I_D = 1.5 \text{ A}$ , See Notes 3 and 4 and Figure 9	$T_C = 25^\circ\text{C}$	0.25	0.3		$\Omega$
			$T_C = 125^\circ\text{C}$	0.38	0.51		
$g_{fs}$	Forward transconductance	$V_{DS} = 14 \text{ V}$ ,	$I_D = 750 \text{ mA}$ , See Notes 3 and 4 and Figure 13	0.75	1.2		S
$C_{iss}$	Short-circuit input capacitance, common source			98			$\text{pF}$
$C_{oss}$	Short-circuit output capacitance, common source	$V_{DS} = 14 \text{ V}$ , $f = 1 \text{ MHz}$ ,	$V_{GS} = 0$ , See Figure 17	70			
$C_{rss}$	Short-circuit reverse transfer capacitance, common source			54			
$\alpha_s$	Sense-FET drain current ratio	$V_{DS} = 6 \text{ V}$ ,	$I_{D(Q2B)} = 1.5 \text{ mA}$	100	150	200	

NOTES: 3. Technique should limit  $T_J - T_C$  to  $10^\circ\text{C}$  maximum.

4. These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.

**source-to-drain diode characteristics, Q1A, Q2A,  $T_C = 25^\circ\text{C}$**

PARAMETER		TEST CONDITIONS		MIN	TYP	MAX	UNIT
$t_{rr}$	Reverse-recovery time	$I_S = 750 \text{ mA}$ ,	$V_{GS} = 0$ ,		18		ns
$Q_{RR}$	Total diode charge	$V_{DS} = 14 \text{ V}$ ,	$dI/dt = 100 \text{ A}/\mu\text{s}$ , See Figures 1 and 23		14		nC

# TPIC1502

## QUAD AND HEX POWER DMOS ARRAY

SLIS054 – OCTOBER 1996

### resistive-load switching characteristics, Q1A, Q1B, Q2A, Q2B, $T_C = 25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(on)}$	Turn-on delay time V <sub>DD</sub> = 14 V, R <sub>L</sub> = 18.7 Ω, t <sub>en</sub> = 10 ns, t <sub>dis</sub> = 10 ns, See Figure 3	12			ns
$t_{d(off)}$		13			
$t_r$		2.2			
$t_f$		6			
$Q_g$	Total gate charge V <sub>DS</sub> = 14 V, I <sub>D</sub> = 750 mA, V <sub>GS</sub> = 10 V, See Figure 4 and Figure 21	1.7	2.1		nC
$Q_{gs(th)}$		0.3	0.4		
$Q_{gd}$		0.4	0.5		
$L_D$	Internal drain inductance	7			nH
$L_S$	Internal source inductance	7			
$R_g$	Internal gate resistance	0.25			Ω

### electrical characteristics, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B, $T_C = 25^\circ\text{C}$ (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>(BR)DSX</sub>	Drain-to-source breakdown voltage I <sub>D</sub> = 250 μA, V <sub>GS</sub> = 0	20			V
V <sub>GS(th)</sub>	Gate-to-source threshold voltage I <sub>D</sub> = 1 mA, V <sub>DS</sub> = V <sub>GS</sub> , See Figure 6	1.5	1.85	2.2	V
V <sub>(BR)</sub>	Reverse drain-to-GND breakdown voltage Drain-to-GND current = 250 μA (D3)	20			V
V <sub>(DS)on</sub>	Drain-to-source on-state voltage I <sub>D</sub> = 1.5 A, V <sub>GS</sub> = 10 V, See Notes 3 and 4	0.6	0.75		V
V <sub>F</sub>	Forward on-state voltage, GND-to-V <sub>DD3</sub> I <sub>D</sub> = 1.5 A (D3), See Notes 3 and 4		1.5		V
V <sub>F(SD)</sub>	Forward on-state voltage, source-to-drain I <sub>S</sub> = 1.5 A, V <sub>GS</sub> = 0 See Notes 3 and 4 and Figure 20	1	1.2		V
I <sub>DSS</sub>	Zero-gate-voltage drain current V <sub>DS</sub> = 16 V, V <sub>GS</sub> = 0 T <sub>C</sub> = 25°C T <sub>C</sub> = 125°C	0.05	1		μA
I <sub>GSSF</sub>	Forward gate current, drain short-circuited to source V <sub>GS</sub> = 16 V, V <sub>DS</sub> = 0	10	100		nA
I <sub>GSSR</sub>	Reverse gate current, drain short-circuited to source V <sub>SG</sub> = 16 V, V <sub>DS</sub> = 0	10	100		nA
I <sub>lk</sub>	Leakage current, V <sub>DD3</sub> -to-GND, gate shorted to source V <sub>DGND</sub> = 16 V	0.05	1		μA
r <sub>DS(on)</sub>	Static drain-to-source on-state resistance V <sub>GS</sub> = 10 V, I <sub>D</sub> = 1.5 A, See Notes 3 and 4 and Figure 10	T <sub>C</sub> = 25°C	0.4	0.5	Ω
		T <sub>C</sub> = 125°C	0.61	0.85	
g <sub>fs</sub>	Forward transconductance V <sub>DS</sub> = 14 V, I <sub>D</sub> = 750 mA, See Notes 3 and 4 and Figure 14	0.4	0.74		S
C <sub>iss</sub>	Short-circuit input capacitance, common source	73			pF
C <sub>oss</sub>	Short-circuit output capacitance, common source V <sub>DS</sub> = 14 V, f = 1 MHz, V <sub>GS</sub> = 0, See Figure 18	65			
C <sub>rss</sub>	Short-circuit reverse transfer capacitance, common source	43			

NOTES: 3: Technique should limit T<sub>J</sub> – T<sub>C</sub> to 10°C maximum.

4: These parameters are measured with voltage-sensing contacts separate from the current-carrying contacts.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**source-to-drain diode characteristics, Q3A, Q4A, Q5A,  $T_C = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{rr}$ Reverse-recovery time	$I_S = 750 \text{ mA}, V_{GS} = 0, V_{DS} = 14 \text{ V}, \frac{di}{dt} = 100 \text{ A}/\mu\text{s},$ See Figures 2 and 23	26			ns
$Q_{RR}$ Total diode charge		17			nC

**resistive-load switching characteristics, Q3A, Q3B, Q4A, Q4B, Q5A, Q5B,  $T_C = 25^\circ\text{C}$**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$t_{d(on)}$ Turn-on delay time	$V_{DD} = 14 \text{ V}, R_L = 18.7 \Omega, t_{on} = 10 \text{ ns},$ $t_{dis} = 10 \text{ ns},$ See Figure 3	13			ns
$t_{d(off)}$ Turn-off delay time		13			
$t_r$ Rise time		3			
$t_f$ Fall time		7			
$Q_g$ Total gate charge	$V_{DS} = 14 \text{ V}, I_D = 750 \text{ mA}, V_{GS} = 10 \text{ V},$ See Figure 4 and Figure 22	1	1.3		nC
$Q_{gs(th)}$ Threshold gate-to-source charge		0.2	0.25		
$Q_{gd}$ Gate-to-drain charge		0.2	0.25		
$L_D$ Internal drain inductance		7			nH
$L_S$ Internal source inductance		7			
$R_g$ Internal gate resistance		0.25			$\Omega$

**thermal resistance**

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$R_{\theta JA}$ Junction-to-ambient thermal resistance	See Notes 5 and 8	90			°C/W
$R_{\theta JB}$ Junction-to-board thermal resistance		52			
$R_{\theta JP}$ Junction-to-pin thermal resistance		28			

- NOTES: 5. Package mounted on a FR4 printed-circuit board with no heatsink.  
 6. Package mounted on a 24 in<sup>2</sup>, 4-layer FR4 printed-circuit board.  
 7. Package mounted in intimate contact with infinite heatsink.  
 8. All outputs with equal power

# TPIC1502

## QUAD AND HEX POWER DMOS ARRAY

SLIS054 – OCTOBER 1996

### PARAMETER MEASUREMENT INFORMATION






Figure 1. Reverse-Recovery-Current Waveform of Source-to-Drain Diodes

### PARAMETER MEASUREMENT INFORMATION



†  $I_{RM}$  = maximum recovery current

Figure 2. Reverse-Recovery-Current Waveform of Source-to-Drain Diodes



NOTE A:  $C_L$  includes probe and jig capacitance.

Figure 3. Resistive-Switching Test Circuit and Voltage Waveforms

# TPIC1502

## QUAD AND HEX POWER DMOS ARRAY

SLIS054 – OCTOBER 1996

### PARAMETER MEASUREMENT INFORMATION




Figure 4. Gate-Charge Test Circuit and Voltage Waveform

### TYPICAL CHARACTERISTICS




Figure 5




Figure 6

## TYPICAL CHARACTERISTICS




Figure 7




Figure 8




Figure 9




Figure 10

# TPIC1502

## QUAD AND HEX POWER DMOS ARRAY

SLIS054 – OCTOBER 1996

### TYPICAL CHARACTERISTICS




Figure 11




Figure 12




Figure 13




Figure 14

### TYPICAL CHARACTERISTICS




Figure 15




Figure 16




Figure 17




Figure 18

# TPIC1502

## QUAD AND HEX POWER DMOS ARRAY

SLIS054 – OCTOBER 1996

### TYPICAL CHARACTERISTICS




Figure 19




Figure 20




Figure 21




Figure 22

TYPICAL CHARACTERISTICS




Figure 23

# TPIC1502

## QUAD AND HEX POWER DMOS ARRAY

SLIS054 – OCTOBER 1996

### THERMAL INFORMATION




Figure 24




Figure 25

† Less than 10% duty cycle


# Device is mounted on a 24 in<sup>2</sup>, 4 layer FR4 printed-circuit board.

§ Device is mounted in intimate contact with infinite heatsink.

¶ Less than 2% duty cycle

### THERMAL INFORMATION

DW PACKAGE<sup>†</sup>  
JUNCTION-TO-BOARD THERMAL RESISTANCE  
vs  
PULSE DURATION



<sup>†</sup> Device is mounted on 24 in<sup>2</sup>, 4-layer FR4 printed circuit board with no heat sink.

NOTE A:  $Z_{\theta B}(t) = r(t) R_{\theta JB}$   
 $t_w$  = pulse duration  
 $t_c$  = cycle time  
 $d$  = duty cycle =  $t_w/t_c$

Figure 26

## **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.