


## Rambus™ XDR™ CLOCK GENERATOR

### FEATURES

- **High-Speed Clock Support: 300-MHz–667-MHz Clock Source for XDR Memory Subsystems and Redwood Logic Interface**
- **Quad (Open-Drain) Differential Output Drivers**
- **Spread-Spectrum Compatible Clock Input Can Be Distributed to Minimize EMI**
- **Differential or Single-Ended Reference Clock Input of 100 MHz or 133 MHz**
- **Serial Interface Features: Programmable Frequency Multiplier, Select Any One to Four Outputs and Mode of Operation**
- **Supports Frequency Multiplication Factors of:  $\times 3$ ,  $\times 4$ ,  $\times 5$ ,  $\times 6$ ,  $\times 8$ ,  $\times 9/2$ ,  $\times 15/2$ ,  $\times 15/4$**
- **All PLL Loop Filter Components Are Integrated**
- **Low |Cycle-to-Cycle| of 1–6 Cycle Jitter:**
  - 40 ps: 300–635 MHz
  - 30 ps: 636–667 MHz
- **PLLs Are Powered Down if No Valid REF Clock (<10 MHz) Is Detected or VDD Is Below 1.6 V**
- **Operates From Single 2.5-V Supply ( $\pm 0.125$  V)**
- **Packaged in TSSOP-28**
- **Commercial Temperature Range 0°C to 70°C**



P0043-01

### APPLICATIONS

- **XDR Memory Subsystem and Redwood Logic Interface**

### DESCRIPTION

The CDCD5704 clock generator provides the necessary clock signals to support an XDR memory subsystem and Redwood logic interface using a reference clock input with or without spread-spectrum modulation. Contained in a 28-pin TSSOP package that includes four differential clock outputs, the CDCD5704 provides an off-the-shelf solution for a broad range of high-performance interface applications.

The block diagram shows the major components of the CDCD5704, which include a phase-locked loop, a bypass multiplexer, and four differential output buffers (CLK0 to CLK3). All four outputs can be disabled by a logical low at the input of the EN pin. An output is enabled when EN is high and a value of 1 is in its serial interface register (RegA–RegD).

The PLL receives a reference clock input signal, REFCLK, and outputs a clock signal at a frequency equal to the input frequency times the multiplication factor. The PLL output clock signal is fed to the differential output buffers to drive the enabled clocks. Disabled outputs are set to high impedance.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Rambus, XDR are trademarks of Rambus Inc.  
All other trademarks are the property of their respective owners.


The bypass mode routes the input clock REFCLK to the differential output buffers, bypassing the PLL.

To ensure that the CDCD5704 clock generator always performs correctly, the device switches off the PLL and the outputs are in the high-impedance state, once the clock input is below 10 MHz. If the supply voltage VDD is less than  $V_{PUC}$ , all logic gates are reset, the PLL is powered down, and the outputs are in the high-impedance state. Therefore, the device only starts its operation if these minimum requirements are met.

Because the CDCD5704 is based on PLL circuitry, it requires a stabilization time to achieve phase-lock of the PLL. With use of an external reference clock, this signal must be fixed-frequency and fixed-phase prior to the start of stabilization time.

The device operates from a single 2.5-V supply voltage. The CDCD5704 device is characterized for operation from 0°C to 70°C.

**FUNCTIONAL BLOCK DIAGRAM**



B0137-01

**Table 1. TERMINAL FUNCTIONS**

TERMINAL		TYPE	DESCRIPTION
NAME	NO.		
BYPASS	14	Input	If 0, the PLL is bypassed and the PLL is switched off.
CLK0	27	Output	Output for Clock0
CLK0B	26	Output	Complementary output for Clock0
CLK1	24	Output	Output for Clock1
CLK1B	23	Output	Complementary output for Clock1
CLK2	20	Output	Output for Clock2
CLK2B	19	Output	Complementary output for Clock2
CLK3	17	Output	Output for Clock3
CLK3B	16	Output	Complementary output for Clock3
EN	11	Input	Output enable; if 0, all outputs are disabled.
ID0	12	Input	Device ID, bit 0
ID1	13	Input	Device ID, bit 1
ISET	3	Output	Set clock driver current with external resistor
REFCLK	5	Input	Reference clock input
REFCLKB	6	Input	Complementary reference clock input
SCL	9	Input	Serial interface clock, 3.3-V compatible
SDA	10	Input	Serial interface data, 3.3-V compatible
VDD	15, 22, 28	Power	2.5-V power supply for outputs
VDDC	7	Power	2.5-V power supply for core
VDDP	1	Power	2.5-V power supply for PLL
VSS	4, 18, 21, 25	Ground	Ground
VSSC	8	Ground	Ground for core
VSSP	2	Ground	Ground for PLL

## SERIAL INTERFACE

The following section describes the serial interface programming. In general, the serial interface slave supports byte-write/-read and word-write/-read protocol as defined in the SMBus or I<sup>2</sup>C specification.

### Serial Interface Operation Requirement

The internal timing of the serial interface logic block in the CDCD5704 requires a timing reference derived from the input clock (REFCLK). A reference clock must be present at the REFCLK pin for the serial interface to be operational.

### Serial Interface Device Address

A6	A5	A4	A3	A2	A1	A0	W/R
1	1	0	1	1	ID1	ID0	0/1

The device-ID is determined by the external pins ID0 and ID1. They are part of the device 8-bit address. Therefore, four different devices (00, 01, 10, and 11) can be addressed via the same serial interface. The least significant bit of the address designates a write or read operation.

R/W Bit:

- 0 = write to CDCD5704 device
- 1 = read from CDCD5704 device


### Command Code Definition

Bit	Description
C7	1 = byte-write/-read or word-write/-read operation
(C6:C0)	Byte offset for byte-write/-read or word-write/-read operation

Command Code for Byte-Write/-Read Operation	Hex Code	C7	C6	C5	C4	C3	C2	C1	C0
Byte 0	80h	1	0	0	0	0	0	0	0
Byte 1	81h	1	0	0	0	0	0	0	1
Byte 2	82h	1	0	0	0	0	0	1	0

Command Code for Word-Write/-Read Operation	Hex Code	C7	C6	C5	C4	C3	C2	C1	C0
Word 0: Byte 0 and byte 1	80h	1	0	0	0	0	0	0	0
Word 1: Byte 1 and byte 2	81h	1	0	0	0	0	0	0	1


### Serial Interface Generic Programming Sequence




- S Start Condition
- Sr Repeated Start Condition
- Rd Read (Bit Value = 1)
- Wr Write (Bit Value = 0)
- A Acknowledge (ACK = 0 and NACK = 1)
- P Stop Condition
- PE Packet Error
- Master-to-Slave Transmission
- Slave-to-Master Transmission

M0053-01

### Byte-Write Programming Sequence



### Byte-Read Programming Sequence




**Word-Write Programming Sequence**

1	7	1	1	8	1	8	1
S	Slave Address	Wr	A	Command Code	A	Data Byte Low	A
8		1	1	...			
Data Byte High		A	P				

**Word-Read Programming Sequence**

1	7	1	1	8	1	1	7	1	1
S	Slave Address	Wr	A	Command Code	A	S	Slave Address	Rd	A
8		1	8	1	1	...			
Data Byte		A	Data Byte	A	P				



T0131-01

**Figure 1. Timing Diagram, Serial Control Interface**

**Serial Interface Configuration Command Bitmap**

**Byte 0**

Bit	Bit Name	Description/Function	Type	Power-Up Condition
7	RES	Reserved	R/W	0
6	MULT2	Multiplication factor, bit 2	R/W	0
5	MULT1	Multiplication factor, bit 1	R/W	0
4	MULT0	Multiplication factor, bit 0	R/W	1
3	RegA	Enable CLK0	R/W	1
2	RegB	Enable CLK1	R/W	1
1	RegC	Enable CLK2	R/W	1
0	RegD	Enable CLK3	R/W	1

**Byte 1**

Bit	Bit Name	Description/Function	Type	Power-Up Condition
7	RES	Reserved	R/W	0
6	RES	Reserved	R/W	0
5	RES	Reserved	R/W	0
4	RES	Reserved	R/W	0
3	RES	Reserved for vendor option	R/W	0
2	RES	Reserved for vendor option	R/W	0
1	RES	Reserved for vendor option	R/W	0
0	RegTest	Vendor test register. If high, then Vendor Test	R/W	0

**Byte 2**

Bit	Bit Name	Description/Function	Type	Power-Up Condition
7	REV0	Device revision, bit 4	R	0
6	REV0	Device revision, bit 3	R	0
5	REV0	Device revision, bit 2	R	0
4	REV0	Device revision, bit 1	R	0
3	REV0	Device revision, bit 0	R	0
2	VID2	Vendor ID bit 2	R	0
1	VID1	Vendor ID bit 1	R	1
0	VID0	Vendor ID bit 0	R	1

## FUNCTIONAL DESCRIPTION OF THE LOGIC

### PLL Multiplication Factor Selection

Mult2	Mult1	Mult0	Multiplication Factor	Output Frequency (MHz)	
				REFCLK = 100 MHz	REFCLK = 133 MHz
0	0	0	3	300	400
0 <sup>(1)</sup>	0 <sup>(1)</sup>	1 <sup>(1)</sup>	4 <sup>(1)</sup>	400	533
0	1	0	5	500	667
0	1	1	6	600	800 <sup>(2)</sup>
1	0	0	8	800 <sup>(2)</sup>	– <sup>(2)</sup>
1	0	1	9/2	450	600
1	1	0	15/2	750 <sup>(2)</sup>	– <sup>(2)</sup>
1	1	1	15/4	375	500

(1) Default settings after power up

(2) Output at this frequency does not conform to all the ac device characteristics in the *Device Characteristics* table, or output frequency is not supported.

### Modes of Operation

EN	BYPASS	Reg-Test	RegA	RegB	RegC	RegD	CLK0	CLK1	CLK2	CLK3
L	X	X	X	X	X	X	HI-Z	HI-Z	HI-Z	HI-Z
H	X	1	X	X	X	X	RESERVED FOR VENDOR TEST			
H	L	0	X	X	X	X	REFCLK	REFCLK	REFCLK	REFCLK
H	H	0	0	0	0	0	HI-Z	HI-Z	HI-Z	HI-Z
H	H	0	1	0	0	0	PLL CLK	HI-Z	HI-Z	HI-Z
H	H	0	0	1	0	0	HI-Z	PLL CLK	HI-Z	HI-Z
H	H	0	1	1	0	0	PLL CLK	PLL CLK	HI-Z	HI-Z
H	H	0	0	0	1	0	HI-Z	HI-Z	PLL CLK	HI-Z
H	H	0	1	0	1	0	PLL CLK	HI-Z	PLL CLK	HI-Z
H	H	0	0	1	1	0	HI-Z	PLL CLK	PLL CLK	HI-Z
H	H	0	1	1	1	0	PLL CLK	PLL CLK	PLL CLK	HI-Z
H	H	0	0	0	0	1	HI-Z	HI-Z	HI-Z	PLL CLK
H	H	0	1	0	0	1	PLL CLK	HI-Z	HI-Z	PLL CLK
H	H	0	0	1	0	1	HI-Z	PLL CLK	HI-Z	PLL CLK
H	H	0	1	1	0	1	PLL CLK	PLL CLK	HI-Z	PLL CLK
H	H	0	0	0	1	1	HI-Z	HI-Z	PLL CLK	PLL CLK
H	H	0	1	0	1	1	PLL CLK	HI-Z	PLL CLK	PLL CLK
H	H	0	0	1	1	1	HI-Z	PLL CLK	PLL CLK	PLL CLK
H	H	0 <sup>(1)</sup>	1 <sup>(1)</sup>	1 <sup>(1)</sup>	1 <sup>(1)</sup>	1 <sup>(1)</sup>	PLL CLK	PLL CLK	PLL CLK	PLL CLK

(1) Default settings after power up

### ABSOLUTE MAXIMUM RATINGS

over operating free-air temperature range (unless otherwise noted)<sup>(1)</sup>

		VALUE	UNIT
V <sub>DD</sub>	Supply voltage range	–0.3 to 2.8	V
V <sub>I</sub>	Input voltage range <sup>(2)</sup>	For SCL and SDA	–0.3 to 3.6
		For all other inputs	–0.3 to V <sub>DD</sub> + 0.25
V <sub>O</sub>	Output voltage range <sup>(2)</sup>	–0.5 to V <sub>DD</sub> + 0.5	V
I <sub>IK</sub>	Input clamp current, (V <sub>I</sub> < 0, V <sub>I</sub> > V <sub>DD</sub> )	±20	mA
I <sub>O</sub>	Continuous output current	±50	mA
R <sub>θJA</sub>	Thermal resistance, junction-to-ambient <sup>(3)</sup>	No airflow	94.4
		Airflow 150 ft/min	82.8
		Airflow 250 ft/min	79.1
		Airflow 500 ft/min	74
R <sub>θJC</sub>	Thermal resistance, junction-to-case <sup>(3)</sup>	No airflow	31.8
R <sub>θJB</sub>	Thermal resistance, junction-to-board <sup>(3)</sup>	No airflow	68.9
T <sub>J</sub>	Maximum junction temperature	125	°C
T <sub>stg</sub>	Storage temperature range	–65 to 150	°C

- (1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
- (2) The input and output negative voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
- (3) The package thermal impedance is calculated in accordance with JESD 51 and JEDEC2S1P (high-k board).

### RECOMMENDED DC OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
V <sub>DDP</sub>	Supply voltage for PLL	2.375	2.5	2.625	V
V <sub>DDC</sub>	Supply voltage for core	2.375	2.5	2.625	V
V <sub>DD</sub>	Supply voltage for clock buffers	2.375	2.5	2.625	V
T <sub>A</sub>	Operating free-air temperature	0		70	°C
V <sub>IL,CLK</sub>	Low-level input voltage, REFCLK/REFCLKB	–0.15		0.15	V
V <sub>IX,CLK</sub>	Crossing-point voltage, input voltage threshold, REFCLK/REFCLKB	0.2		0.55	V
V <sub>IH,CLKD</sub>	High-level input voltage, REFCLK/REFCLKB	0.6		0.95	V
ΔV <sub>IX,CLK</sub>	Difference in crossing-point voltage			0.15	V
V <sub>IL SE</sub>	Low-level, single-ended input voltage, REFCLK	–0.15		V <sub>th SE</sub> – 0.3	V
V <sub>th SE</sub>	Single-ended input-voltage threshold, REFCLK <sup>(1)</sup>	0.35		0.5 V <sub>DD</sub>	V
V <sub>IH SE</sub>	High-level, single-ended input voltage, REFCLK	V <sub>th SE</sub> + 0.3		2.625	V
V <sub>IL L</sub>	Low-level input voltage, ID0, ID1, EN, BYPASS	–0.15		0.8	V
V <sub>IH L</sub>	High-level input voltage, ID0, ID1, EN, BYPASS	1.4		2.625	V
V <sub>IL SM</sub>	Low-level input voltage, SCL, SDA <sup>(2)</sup>	–0.15		0.8	V
V <sub>IH SM</sub>	High-level input voltage, SCL, SDA <sup>(2)</sup>	1.4		3.465	V

- (1) When using a single-ended clock input, V<sub>th</sub> is supplied to the REFCLKB pin. Duty cycle of single-ended REFCLK input is measured at V<sub>th</sub>.
- (2) This range of SCL and SDA input high voltage allows the CD5704 to co-exist with 3.3 V, 2.5 V, and 1.8 V devices on the same serial-interface bus system.



## RECOMMENDED AC OPERATING CONDITIONS

		MIN	NOM	MAX	UNIT
$t_{\text{CYCLE,IN}}$	REFCLK/REFCLKB input cycle time	7		11	ns
$t_{\text{Cyc,TEST}}$	REFCLK/REFCLKB input cycle time for $\overline{\text{BYPASS}}$	4		40	ns
$t_{\text{J,IN}}$	Input  cycle-to-cycle  jitter <sup>(1)</sup>			185	ps
$\text{DC}_{\text{IN}}$	Input duty cycle over 10,000 cycles <sup>(2)</sup>	40%		60%	
$t_r/t_f$	Rise and fall time for REFCLK signal from 20% to 80% of input voltage $V_{\text{IN}}$	175		700	ps
$t_{\text{Cr}}/t_{\text{cf}}$	Difference between rise time and fall time of REFCLK signal from 20% to 80%			150	ps
$f_{\text{m,IN}}$	SSC frequency modulation repeat frequency <sup>(3)</sup>	30		33	kHz
$P_{\text{m tria}}$	Modulation index (= frequency deviation/center frequency) for triangle modulation <sup>(3)</sup>			0.6%	
$P_{\text{m n tria}}$	Modulation index (= frequency deviation/center frequency) for non-triangle modulation <sup>(4)</sup>			0.5%	
$t_{\text{SR}}$	Input slew rate REFCLK/REFCLKB	1		4	V/ns
<b>SERIAL INTERFACE TIMING</b>					
$f_{\text{SCLK}}$	SCLK frequency <sup>(5)</sup>	0		100	kHz
$t_{\text{h(START)}}$	START hold time <sup>(5)</sup>	4			$\mu\text{s}$
$t_{\text{w(SCLL)}}$	SCLK low-pulse duration <sup>(5)</sup>	4.7			$\mu\text{s}$
$t_{\text{w(SCLH)}}$	SCLK high-pulse duration <sup>(5)</sup>	4			$\mu\text{s}$
$t_{\text{su(START)}}$	START setup time <sup>(5)</sup>	4.7			$\mu\text{s}$
$t_{\text{h(SDATA)}}$	SDATA hold time <sup>(5)</sup>	300			ps
$t_{\text{su(SDATA)}}$	SDATA setup time <sup>(5)</sup>	250			ps
$t_{\text{r(SDATA)}}$ / $t_{\text{r(SM)}}$	SDATA/SCLK input rise time <sup>(5)</sup>			1000	ns
$t_{\text{f(SDATA)}}$ / $t_{\text{f(SM)}}$	SDATA/SCLK input fall time <sup>(5)</sup>			300	ns
$t_{\text{su(STOP)}}$	STOP setup time <sup>(5)</sup>	4			$\mu\text{s}$
$t_{\text{(BUS)}}$	Bus free time	4.7			$\mu\text{s}$

(1) RefCLK jitter is measured at  $(V_{\text{IH(nom)}} - V_{\text{IL(nom)}})/2$  and is the absolute value of the worst-case deviation.

(2) Measured at crossing points for differential clock input or at input threshold voltage  $V_{\text{TH}}$  for single-ended clock input.

(3) If input modulation is used; input modulation is allowed but not required.

(4) The amount of allowed spreading for any non-triangular modulation is determined by the induced downstream tracking skew, which cannot exceed the skew generated by the specified 0.6% triangular modulation. Typically, the amount of allowed non-triangular modulation is about 0.5%.

(5) See Figure 1 for the timing behavior of the serial interface.

## DEVICE CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT		
<b>OVERALL PARAMETER</b>							
$I_{\text{DD}}$	Supply current (= $I_{\text{VDD}} + I_{\text{VDDP}} + I_{\text{VDDC}}$ )	At 300 MHz and 2.625 V		70	85	mA	
		At 667 MHz and 2.625 V		90	115		
$V_{\text{PUC}}$	Supply voltage threshold for power-up control circuit	Over complete supply voltage range		1.1	1.8	2.2	V
<b>DC DEVICE CHARACTERISTICS</b>							
$V_{\text{OX}}$	Differential output crossing-point voltage <sup>(1)</sup>	Output load; see Figure 3.		0.9	1	1.1	V
$V_{\text{COS}}$	Output voltage swing (p-p, single-ended) <sup>(2)</sup>	0.3	0.325	0.35			V
$V_{\text{OL,ABS}}$	Absolute output low voltage <sup>(3)</sup>	0.85					V
$V_{\text{ISET}}$	Reference voltage for swing control current $I_{\text{REF}}$ <sup>(4)</sup>	$V_{\text{DD}} = 2.375 \text{ V to } 2.625 \text{ V}$ , $T = 0^\circ\text{C to } 70^\circ\text{C}$		0.98	1	1.02	V

(1)  $V_{\text{OX}}$  is measured on external divider as shown in Figure 3.

(2)  $V_{\text{COS}} = (\text{clock output high voltage} - \text{clock output low voltage})$ , at the measurement points shown in Figure 3, excluding overshoot and undershoot.

(3)  $V_{\text{OL,ABS}}$  is measured at the clock output of the package, instead of the measurement points of Figure 3.

(4)  $I_{\text{REF}}$  is equal to  $V_{\text{ISET}}/R_{\text{RC}}$ . Tolerance of  $R_{\text{RC}}$  must be  $\pm 1\%$  or smaller.

**DEVICE CHARACTERISTICS (continued)**

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
$I_{OL}/I_{REF}$	Ratio of output low current to reference current		6.8	7	7.2	
$I_{OL,ABS}$	Minimum current at $V_{OL,ABS}$ <sup>(5)</sup>	$V_{OL,ABS} = 0.85\text{ V}$	45			mA
$V_{OL,SDA}$	SDA output low voltage	$V_{DD} = 2.375\text{ V to } 2.625\text{ V}$ , $I_{OH} = 4\text{ mA}$			0.4	V
$I_{OL,SDA}$	SDA output low current	$V_{DD} = 2.375\text{ V to } 2.625\text{ V}$ , $V_O = 0.8\text{ V}$	6			mA
$I_{OZ}$	Output 3-state current	CLK0 to CLK4			±50	μA
$I_{IR}$	REFCLK input current	$V_I = 0\text{ V or } V_{DD}$			±5	μA
$I_{IL}$	Logic input current	$V_I = 0\text{ V or } V_{DD}$			±10	μA
<b>AC DEVICE CHARACTERISTICS</b>						
$C_{IR}$	Input capacitance, REFCLK, REFCLKB <sup>(6)</sup>			2	7	pF
$C_{IL}$	Input capacitance logic pins <sup>(7)</sup>			2	10	pF
$t_{CYCLE}$	Clock cycle time <sup>(8)</sup>	300 MHz to 667 MHz, possible SSC is not taken into account	1.5		3.33	ns
$t_{jit(per)}$	Cycle-to-cycle jitter  of 1–6 clock cycles	10,000 cycles, 300 MHz to 635 MHz <sup>(9)</sup>			40	ps
		10,000 cycles, 636 MHz to 667 MHz <sup>(9)</sup>			30	
$L_1$	SSB phase noise at 1 MHz	300-MHz–667-MHz output <sup>(10)</sup>		–115	–97	dBc/Hz
$L_{20}$	SSB phase noise at 20 MHz	300-MHz–667-MHz output <sup>(10)</sup>		–150	–128	dBc/Hz
$\Delta t_{skew(o)}$	Drift in $t_{skew(o)}$ <sup>(11)</sup>	$V_{DD} = 2.375\text{ V to } 2.625\text{ V}$ , $T = 0\text{ to } 70^\circ\text{C}$			15	ps
odc	Output duty cycle		45%	50%	55%	
$t_{ODC,ERR}$	Cycle-to-cycle  duty-cycle error	300 MHz to 635 MHz			40	ps
		636 MHz to 667 MHz			30	
$t_{ERR,SSC}$	PLL output phase error when tracking SSC		–100		100	ps
$t_r/t_f$	Output rise and fall time	$V_{OUT} = 20\%–80\%$	100		300	ps
$t_{cr}/t_{cf}$	Difference between output rise and fall times	$V_{OUT} = 20\%–80\%$ , $f_{out} = 300\text{ MHz to } 667\text{ MHz}$			100	ps
$Z_{OUT}$	Output dynamic impedance <sup>(12)</sup>	$V_{OL} = 0.9\text{ V}$	750			Ω
$t_L$	Power-up lock time	Time from VDD, VDDP, VDDC being applied and settled until clock outputs are settled			3	ms
$t_{L(\omega)}$	PLL lock time after (1) frequency change via serial interface (programming of SCL and SDA pins completed) or (2) EN and/or BYPASS changed state	Time from signals for selecting a mode of operation (1) or (2) applied and settled until clock outputs are settled			3	ms

(5) Minimum  $I_{OL,ABS}$  is measured at the clock output pins of the package, as shown in Figure 3.(6) Capacitance measured at frequency = 1 MHz, dc bias = 0.9 V, and  $V_{AC} < 100\text{ mV}$ (7) Capacitance measured at frequency = 1 MHz, dc bias = 0.9 V, and  $V_{AC} < 100\text{ mV}$ 

(8) Maximum and minimum output clock cycle times are based on nominal output frequency of 300 MHz and 667 MHz, respectively. For spread-spectrum-modulated differential or single-ended REFCLK, the output clock tracks the modulation of the input.

(9) Output short-term jitter specification is the absolute value of the worst-case deviation and is defined in the *Jitter* section.(10) Device must not exceed the upper limit of L(f) for 1-MHz to 100-MHz offset as shown in the *Phase Noise* section.(11)  $t_{skew}$  is the timing difference between any two of the four differential clocks and is measured at common-mode voltage.  $\Delta t_{skew}$  is the change in  $t_{skew}$  when the operating temperature and supply voltage change.(12)  $Z_{OUT}$  is defined at the output pins directly. The value is determined as the ac small-signal impedance at low frequencies (< 100 kHz) and when output is driving a high state.


## PHASE NOISE

For the offset frequency range from 1 MHz to 100 MHz, phase noise of the CDCD5704 does not exceed the single-sideband phase noise (spectral purity) described by the following equation given by Rambus.


$$L(f) = 10 \log [1 + (50 \times 10^6 / f)^{2.4}] - 138 \text{ dBc/Hz}$$

Selected numerical values are given in the following table.

f = offset frequency	1 (L <sub>1</sub> )	5	10	15	20 (L <sub>20</sub> )	40	80	100	MHz
L(f) = SSB phase noise	-97	-114	-121	-125	-128	-134	-137	-138	dBc/Hz



**Figure 2. Phase Noise Plot**




S0201-01

NOTE: In the power-up sequence, the rise time for the external voltage applied to the clock output pins ( $V_{TS}$ ) must be equal to or longer than the rise time for the supply voltage of the device ( $V_{DD}$ ,  $V_{DDP}$ ,  $V_{DDC}$ ).


PARAMETER		VALUE for 50-Ω LINE	VALUE for $I_{OL,ABS}$	TOLERANCE	UNIT
$R_1$	Termination resistor	39.2	34	±1%	Ω
$R_2$	Termination resistor	66.5	31.8	±1%	Ω
$R_3$	Termination resistor	93.1	48.7	±1%	Ω
$R_T$	Termination resistor	49.9	28	±1%	Ω
$R_{RC}$	Swing control resistor	200	147	±1%	Ω
$V_{TS}$	Source termination voltage	2.5	2.5	±5%	V
$V_T$	Termination voltage	1.2	1.2	±5%	V

Figure 3. Output Test Load




T0132-01


Figure 4. Input and Output Waveforms




**Figure 5. Crossing-Point Voltage**



**Figure 6. One-Period Cycle-to-Cycle Jitter**




**Figure 7. Four-Period Cycle-to-Cycle Jitter**



**Figure 8. Cycle-to-Cycle Duty-Cycle Error**

APPLICATION INFORMATION

XDR Memory Subsystem (Source: Rambus)



M0054-01

**PACKAGING INFORMATION**

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp (3)	Op Temp (°C)	Device Marking (4/5)	Samples
CDCD5704PW	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCD5704.	<a href="#">Samples</a>
CDCD5704PWG4	ACTIVE	TSSOP	PW	28	50	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCD5704.	<a href="#">Samples</a>
CDCD5704PWR	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCD5704.	<a href="#">Samples</a>
CDCD5704PWRG4	ACTIVE	TSSOP	PW	28	2000	Green (RoHS & no Sb/Br)	NIPDAU	Level-1-260C-UNLIM	0 to 70	CDCD5704.	<a href="#">Samples</a>

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "-" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and

continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



## TAPE AND REEL INFORMATION



### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CDCD5704PWR	TSSOP	PW	28	2000	330.0	16.4	6.9	10.2	1.8	12.0	16.0	Q1

TAPE AND REEL BOX DIMENSIONS




\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CDCD5704PWR	TSSOP	PW	28	2000	367.0	367.0	38.0

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
  - B. This drawing is subject to change without notice.
  - C. Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
  - D. Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
  - E. Falls within JEDEC MO-153

PW (R-PDSO-G28)

PLASTIC SMALL OUTLINE



- NOTES:
- All linear dimensions are in millimeters.
  - This drawing is subject to change without notice.
  - Publication IPC-7351 is recommended for alternate design.
  - Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
  - Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

## IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale ([www.ti.com/legal/termsofsale.html](http://www.ti.com/legal/termsofsale.html)) or other applicable terms available either on [ti.com](http://ti.com) or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265  
Copyright © 2020, Texas Instruments Incorporated