PMIC N/A PREPARED BY Jeffery Tunstall DEFENSE SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY D. A. DICenzo COLUMBUS, OHIO 43216 http://www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY N. A. Hauck MICROCIRCUIT, DIGITAL, HIGH SPEED CMOS, OCTAL BUFFER WITH THREE-STATE OUTPUTS, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 84-10-10 SIZE CAGE CODE A 84096 AMSC N/A REVISION LEVEL F SIZE CAGE CODE A 84096									I	REVIS	IONS										
Paragraph 1.3 and Ly feet conditions in table 1. Add case outline X. Add table Manual X. Add table F Correct data in table II. Update bolieptate to MIL-PRF-38535 requirements. 01-12-04 Thomas M. Hess First page of this drawing has been changed CURRENT CAGE CODE 67268 Correct data in table II. Update bolieptate to MIL-PRF-38535 requirements. 01-12-04 Thomas M. Hess Rev Image: Comparison of the set of t	LTR					[DESCR	IPTIO	N					DA	ATE (Y	R-MO-	DA)		APPF	ROVED	
First page of this drawing has been changed CURRENT CAGE CODE 67268 Rev rev SHEET 1 <td>E</td> <td>parag</td> <td>graph 1</td> <td>.3 and</td> <td>I_{IN} test</td> <td>condit</td> <td>ions in</td> <td>table I.</td> <td></td> <td></td> <td></td> <td></td> <td></td> <td></td> <td>00-0</td> <td>)7-12</td> <td></td> <td>Mon</td> <td>ica L. F</td> <td>Poelking</td> <td></td>	E	parag	graph 1	.3 and	I _{IN} test	condit	ions in	table I.							00-0)7-12		Mon	ica L. F	Poelking	
CURRENT CAGE CODE 67268 REV Image: Colspan="6">Image: Colspan="6" Image:	F		ect data	a in tab	le II. L	II. Update boilerplate to MIL-PRF-385					35 requ	uiremer	nts.		01-1	12-04		Thor	mas M.	Hess	
REV Image: Constraint of the symbolic constraint of the symbol constraint o								ange	ed												
SHEET I <thi< th=""> I <thi< th=""> <thi< th=""></thi<></thi<></thi<>																					
REV F F I <thi< th=""> <thi< th=""> <thi< th=""></thi<></thi<></thi<>																					
SHEET 15 16 REV F D COLUMBUS COLUMBUS <td></td> <td>F</td> <td>F</td> <td></td>		F	F																		
REV STATUS OF SHEETS REV F I I 12 13 14 PMIC N/A PREPARED BY Jeffery Tunstall CHECKED BY D. A. DICenzo CALUMBUS, OHIO 43216 http://www.dscc.dla.mil COLUMBUS, OHIO 43216 http://www.dscc.dla.mil COLUMBUS, OHIO 43216 http://www.dscc.dla.mil COLUMOS AURIAND COLUMOS AURIAND COLUMOS AURIAND COLUMOS AURIAND COLUMOS AURIA																					
OF SHEETS SHEET 1 2 3 4 5 6 7 8 9 10 11 12 13 14 PMIC N/A PREPARED BY Jeffery Tunstall PREPARED BY Jeffery Tunstall PREPARED BY Jeffery Tunstall DEFENSE SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY D. A. DiCenzo COLUMBUS, OHIO 43216 http://www.dscc.dla.mil Defense THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY N. A. Hauck MICROCIRCUIT, DIGITAL, HIGH SPEED CMOS, OCTAL BUFFER WITH THREE-STATE OUTPUTS, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 84-10-10 SIZE CAGE CODE A 84096 AMSC N/A REVISION LEVEL F SIZE CAGE CODE A 84096					RE\	/		F	F	F	F	F	F	F	F	F	F	F	F	F	F
PREPARED BT Jeffery Tunstall DEFENSE SUPPLY CENTER COLUMBUS STANDARD MICROCIRCUIT DRAWING CHECKED BY D. A. DiCenzo DEFENSE SUPPLY CENTER COLUMBUS THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS CHECKED BY N. A. Hauck MICROCIRCUIT, DIGITAL, HIGH SPEED CMOS, OCTAL BUFFER WITH THREE-STATE OUTPUTS, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 84-10-10 MICROCIRCUIT, DIGITAL, HIGH SPEED CMOS, OCTAL BUFFER WITH THREE-STATE OUTPUTS, MONOLITHIC SILICON AMSC N/A REVISION LEVEL F SIZE CAGE CODE A 84096	OF SHEETS							1	2	3	4	5	6	7	8	9	10	11	12	13	14
MICROCIRCUIT DRAWING CHECKED BY D. A. DiCenzo http://www.dscc.dla.mil THIS DRAWING IS AVAILABLE FOR USE BY ALL DEPARTMENTS APPROVED BY N. A. Hauck MICROCIRCUIT, DIGITAL, HIGH SPEED CMOS, OCTAL BUFFER WITH THREE-STATE OUTPUTS, MONOLITHIC SILICON AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 84-10-10 SIZE CAGE CODE AMSC N/A REVISION LEVEL F SIZE CAGE CODE AMSC N/A REVISION LEVEL F SIZE CAGE CODE AB4096 SHEET SHEET	PMIC N/A				PRE					1		D	EFEN	SE S	UPPL	Y CE	NTER		.UMB	US	
FOR USE BY ALL DEPARTMENTS N. A. Hauck BUFFER WITH THREE-STATE OUTPUTS, MONOLITHIC AND AGENCIES OF THE DEPARTMENT OF DEFENSE DRAWING APPROVAL DATE 84-10-10 BUFFER WITH THREE-STATE OUTPUTS, MONOLITHIC AMSC N/A REVISION LEVEL F SIZE CAGE CODE A 14933 84096 SHEET SHEET	MICRO	CIR	CUIT														6				
DEPARTMENT OF DEFENSE 84-10-10 AMSC N/A REVISION LEVEL SIZE CAGE CODE F A 14933 84096 SHEET	FOR U DEPA	USE BY ALL N. A. Hauck ARTMENTS				BUF	FER	WITH													
F A 14933 84096																					
SHEET	AM	ISC N/A			REV	ISION												84	096		
													1			16					

DSCC FORM 2233 APR 97


DISTRIBUTION STATEMENT A. Approved for public release; distribution is unlimited.

1. SCOPE

1.1 <u>Scope</u>. This drawing documents two product assurance class levels consisting of high reliability (device classes Q and M) and space application (device class V). A choice of case outlines and lead finishes are available and are reflected in the Part or Identifying Number (PIN). When available, a choice of Radiation Hardness Assurance (RHA) levels are reflected in the PIN.

1.2 <u>PIN</u>. The PIN is as shown in the following examples.

For device classes M and Q:



1.2.4 Case outline(s). The case outline(s) are as designated in MIL-STD-1835 and as follows: **Outline letter Descriptive designator** Terminals Package style R GDIP1-T20 or CDIP2-T20 20 Dual-in-line S GDFP2-F20 or CDFP3-F20 20 Flat pack Х Flat pack See figure 1 20 CQCC1-N20 2 20 Square leadless chip carrier 1.2.5 Lead finish. The lead finish is as specified in MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M. 1.3 Absolute maximum ratings. 1/2/3/ Supply voltage range (V_{CC})...... -0.5 V dc to +7.0 V dc Input clamp current (I_{IK}) (V_{IN} < 0.0 to V_{IN} > V_{CC})...... ±20 mA Output clamp current (I_{OK}) (V_{OUT} < 0.0 to V_{OUT} > V_{CC})..... ±20 mA Continuous output current (I_{OUT}) (V_{OUT} = 0.0 to V_{CC})..... ±35 mA Continuous current through V_{CC} or GND ±70 mA Lead temperature (soldering, 10 seconds)......+260°C Thermal resistance, junction-to-case (θ_{JC})...... Junction temperature (T_J)......+175°C 5/ 1.4 Recommended operating conditions. 2/ 3/ Supply voltage range (V_{CC})..... +2.0 V dc to +6.0 V dc Case operating temperature range (T_C)-55°C to +125°C Input rise or fall time (t_r, t_f) : <u>1</u>/ Stresses above the absolute maximum rating may cause permanent damage to the device. Extended operation at the maximum levels may degrade performance and affect reliability... <u>2/</u> <u>3</u>/ Unless otherwise noted, all voltages are referenced to GND. The limits for the parameters specified herein shall apply over the full specified VCC range and case temperature range of -55°C to +125°C. For $T_c = +100^{\circ}C$ to $+125^{\circ}C$, derate linearly at 12 mW/°C. <u>4</u>/ Maximum junction temperature shall not be exceeded except for allowable short duration burn-in screening conditions in <u>5</u>/ accordance with method 5004 of MIL-STD-883. SIZE **STANDARD** 84096 Α **MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS REVISION LEVEL** SHEET COLUMBUS, OHIO 43216-5000 F 3

2. APPLICABLE DOCUMENTS

2.1 <u>Government specification, standards, and handbooks</u>. The following specification, standards, and handbooks form a part of this drawing to the extent specified herein. Unless otherwise specified, the issues of these documents are those listed in the issue of the Department of Defense Index of Specifications and Standards (DoDISS) and supplement thereto, cited in the solicitation.

SPECIFICATION

DEPARTMENT OF DEFENSE

MIL-PRF-38535 - Integrated Circuits, Manufacturing, General Specification for.

STANDARDS

DEPARTMENT OF DEFENSE

MIL-STD-883	-	Test Method Standard Microcircuits.
MIL-STD-1835	-	Interface Standard Electronic Component Case Outlines.

HANDBOOKS

DEPARTMENT OF DEFENSE

MIL-HDBK-103 - List of Standard Microcircuit Drawings. MIL-HDBK-780 - Standard Microcircuit Drawings.

(Unless otherwise indicated, copies of the specification, standards, and handbooks are available from the Standardization Document Order Desk, 700 Robbins Avenue, Building 4D, Philadelphia, PA 19111-5094.)

2.2 <u>Order of precedence</u>. In the event of a conflict between the text of this drawing and the references cited herein, the text of this drawing takes precedence. Nothing in this document, however, supersedes applicable laws and regulations unless a specific exemption has been obtained.

3. REQUIREMENTS

3.1 <u>Item requirements</u>. The individual item requirements for device classes Q and V shall be in accordance with MIL-PRF-38535 and as specified herein or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. The individual item requirements for device class M shall be in accordance with MIL-PRF-38535, appendix A for non-JAN class level B devices and as specified herein.

3.2 <u>Design, construction, and physical dimensions</u>. The design, construction, and physical dimensions shall be as specified in MIL-PRF-38535 and herein for device classes Q and V or MIL-PRF-38535, appendix A and herein for device class M.

3.2.1 <u>Case outlines</u>. The case outlines shall be in accordance with figure 1 and 1.2.4 herein.

3.2.2 <u>Terminal connections</u>. The terminal connections shall be as specified on figure 2.

- 3.2.3 <u>Truth table</u>. The truth table shall be as specified on figure 3.
- 3.2.4 Logic diagram. The logic diagram shall be as specified on figure 4.
- 3.2.5 <u>Switching waveforms and test circuit</u>. The switching waveforms and test circuit shall be as specified in figure 5.

3.3 <u>Electrical performance characteristics and postirradiation parameter limits</u>. Unless otherwise specified herein, the electrical performance characteristics and postirradiation parameter limits are as specified in table I and shall apply over the full case operating temperature range.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

IZE	
Α	

REVISION LEVEL

F

S

84096

3.4 <u>Electrical test requirements</u>. The electrical test requirements shall be the subgroups specified in table II. The electrical tests for each subgroup are defined in table I.

3.5 <u>Marking</u>. The part shall be marked with the PIN listed in 1.2 herein. In addition, the manufacturer's PIN may also be marked as listed in MIL-HDBK-103. For packages where marking of the entire SMD PIN number is not feasible due to space limitations, the manufacturer has the option of not marking the "5962-" on the device. For RHA product using this option, the RHA designator shall still be marked. Marking for device classes Q and V shall be in accordance with MIL-PRF-38535. Marking for device class M shall be in accordance with MIL-PRF-38535, appendix A.

3.5.1 <u>Certification/compliance mark</u>. The certification mark for device classes Q and V shall be a "QML" or "Q" as required in MIL-PRF-38535. The compliance mark for device class M shall be a "C" as required in MIL-PRF-38535, appendix A.

3.6 <u>Certificate of compliance</u>. For device classes Q and V, a certificate of compliance shall be required from a QML-38535 listed manufacturer in order to supply to the requirements of this drawing (see 6.6.1 herein). For device class M, a certificate of compliance shall be required from a manufacturer in order to be listed as an approved source of supply in MIL-HDBK-103 (see 6.6.2 herein). The certificate of compliance submitted to DSCC-VA prior to listing as an approved source of supply for this drawing shall affirm that the manufacturer's product meets, for device classes Q and V, the requirements of MIL-PRF-38535 and herein or for device class M, the requirements of MIL-PRF-38535, appendix A and herein.

3.7 <u>Certificate of conformance</u>. A certificate of conformance as required for device classes Q and V in MIL-PRF-38535 or for device class M in MIL-PRF-38535, appendix A shall be provided with each lot of microcircuits delivered to this drawing.

3.8 <u>Notification of change for device class M</u>. For device class M, notification to DSCC-VA of change of product (see 6.2 herein) involving devices acquired to this drawing is required for any change as defined in MIL-PRF-38535, appendix A.

3.9 <u>Verification and review for device class M</u>. For device class M, DSCC, DSCC's agent, and the acquiring activity retain the option to review the manufacturer's facility and applicable required documentation. Offshore documentation shall be made available onshore at the option of the reviewer.

3.10 <u>Microcircuit group assignment for device class M</u>. Device class M devices covered by this drawing shall be in microcircuit group number 36 (see MIL-PRF-38535, appendix A).

STANDARD MICROCIRCUIT DRAWING	SIZE A		84096
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	5


Test	Symbol	Test conditi -55°C \leq T _C \leq	+125°C		Group A Ibgroups		imits	Unit
High lovel output	N	unless otherwis	e specified			Min	Max	V
High level output voltage	V _{OH}	$V_{IN} = V_{IH}$ minimum or V_{IL} maximum $I_{OH} = -20 \ \mu A$	V _{CC} = 2.		1, 2, 3	1.9		V
			$V_{CC} = 4.$.5 V		4.4		
			$V_{CC} = 6.$	0 V		5.9		
		V _{IN} = V _{IH} minimum or V _{IL} maximum	$V_{CC} = 4.$.5 V	1	3.98		
		$I_{OH} = -6.0 \text{ mA}$			2, 3	3.7		
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum	$V_{CC} = 6.$	0 V	1	5.48		
Low level output	V _{OL}	$I_{OH} = -7.8 \text{ mA}$ $V_{IN} = V_{IH} \text{ minimum}$			2, 3	5.2		V
voltage	VOL	or V _{IL} maximum	V _{CC} = 2.	.0 V	1, 2, 3		0.1	v
		I _{OL} = +20 μA	$V_{CC} = 4.$.5 V			0.1	
			V _{CC} = 6.	0 V			0.1	
		$V_{IN} = V_{IH}$ minimum or V_{IL} maximum	V _{CC} = 4.	.5 V	1		0.26	
		I _{OL} = +6.0 mA			2, 3		0.40	
		V _{IN} = V _{IH} minimum or V _{IL} maximum	$V_{CC} = 6.$	0 V	1		0.26	
		I _{OL} = +7.8 mA			2, 3		0.40	
High level input voltage	μh level input voltage V _{IH} <u>2</u> /		V _{CC} = 2.	0 V	1, 2, 3	1.5		V
			$V_{\rm CC} = 4.$.5 V		3.15		
			$V_{CC} = 6.$	0 V		4.2		
Low level input voltage	V _{IL} <u>2</u> /		V _{CC} = 2.	.0 V	1, 2, 3		0.3	V
	2/		$V_{CC} = 4.5 V$				0.9	
			V _{CC} = 6.	.0 V			1.2	
Input capacitance	C _{IN}	$V_{IN} = 0.0 \text{ V}, \text{ T}_{C} = +25^{\circ}\text{C},$ See 4.4.1c, $V_{CC} = 2.0 \text{ V}$ to 6.0 V			4		10.0	pF
Output capacitance	Cout	V _{OUT} = 0.0 V, T _C = +25°C, See 4.4.1c, V _{CC} = 2.0 V to 6.0 V			4		20.0	рF
Quiescent supply	I _{CC}	$V_{IN} = V_{CC}$ or GND			1		8.0	μΑ
current		V _{CC} = 6.0 V I _{OUT} = 0.0 A			2, 3		160.0	
Input leakage current	I _{IN}	V _{IN} = V _{CC} or GND			1		±100.0	nA
See footnotes at end of ta	able.	V _{CC} = 6.0 V			2, 3		±1000.0	
	STANDA SIRCUIT		SIZE A				8409	6
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000				REVISIO	N LEVEL	5	SHEET 6	

		TABLE I. Electrical performa	ance characteristic	<u>cs</u> - Continued			
Test	Symbol	Test condit -55°C \leq T _C \leq	≦ +125°C	Grou subgr	oups	Limits	Unit
Power dissipation	C _{PD}	unless otherwis See 4.4.1c	se specified	2		lin Max	~
capacitance					·	35.0	pF
Three-state output	l _{oz}	$V_{CC} = 6.0 \text{ V}, V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or } \text{GND}$		1		±0.5	μA
leakage current				2,	3	±10.0	μA
Functional tests		See 4.4.1b	I	7,			
Propagation delay time, mAn to mYn	t _{PLH} , t _{PHL}	$T_{C} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$	V _{CC} = 2	.0 V 0.)	115.0	ns
	<u>3</u> /	See figure 4	V _{CC} = 4	.5 V		23.0	
			$V_{CC} = 6$.0 V		20.0	
		$T_{C} = -55^{\circ}C$ and $+125^{\circ}C$ $C_{L} = 50 \text{ pF}$	V _{CC} = 2	.0 V 10,	11	170.0	ns
		See figure 4	V _{CC} = 4	.5 V		34.0	
			$V_{CC} = 6$.0 V		29.0	
Propagation delay <u>tim</u> e, output enable, mOE	t _{PZH} , t _{PZL}	$T_{C} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$	V _{CC} = 2	.0 V 0.)	150.0	ns
to mYn	<u>3</u> /	See figure 4	$V_{CC} = 4$.5 V		30.0	
			V _{CC} = 6	.0 V		26.0	
		$T_{C} = -55^{\circ}C$ and $+125^{\circ}C$ $C_{L} = 50 \text{ pF}$	V _{CC} = 2	.0 V 10,	11	225.0	ns
		See figure 4	V _{CC} = 4	.5 V		45.0	
			$V_{CC} = 6$.0 V		38.0	
Propagation delay <u>tim</u> e, output disable, mOE	t _{PHZ} , t _{PLZ}	$T_{C} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$	V _{CC} = 2	.0 V 9)	150.0	ns
to mYn	<u>3</u> /	See figure 4	V _{CC} = 4	.5 V		30.0	
			$V_{CC} = 6$.0 V		26.0	
		$T_{C} = -55^{\circ}C$ and $+125^{\circ}C$ $C_{L} = 50 \text{ pF}$	V _{CC} = 2	.0 V 10,	11	225.0	ns
		See figure 4	V _{CC} = 4	.5 V		45.0	
		V _{CC} = 6.0 V		.0 V		38.0	
See footnotes at end of	table.						
	TANDA		SIZE A			840	96
MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000			REVISION L F	EVEL	SHEET	,	

Transition time, high to low, low to high t_{THL} , t_{TLH} $T_{C} = +25^{\circ}C$ $C_{L} = 50 \text{ pF}$ $V_{Cc} = 2.0 \text{ V}$ 9 $\overline{60.0}$ ns $\frac{4}{\sqrt{2}}$ See figure 4 $V_{Cc} = 4.5 \text{ V}$ 12.0 10.0 10.0 $T_{C} = -55^{\circ}C$ and $+125^{\circ}C$ $V_{Cc} = 4.5 \text{ V}$ 10.0 10.0 $T_{C} = -55^{\circ}C$ and $+125^{\circ}C$ $V_{Cc} = 2.0 \text{ V}$ $10, 11$ 90.0 ns $C_{L} = 50 \text{ pF}$ See figure 4 $V_{Cc} = 4.5 \text{ V}$ 11.0 10.0 $V_{Cc} = 6.0 \text{ V}$ 10.11 90.0 ns $L = 50 \text{ pF}$ See figure 4 $V_{Cc} = 4.5 \text{ V}$ 11.0 $V_{Cc} = 6.0 \text{ V}$ 10.11 90.0 ns 4.5 V values should be used when designing with this supply. Worst cases V_{H} and V_{L} occur at $V_{Cc} = 5.5 \text{ V}$ and 4.5 V respectively. (The V_{H} value at 5.5 V is 3.85 V .) The worst case leakage currents $(I_{H_1}, I_{Cc}, and I_{22})$ occur for CMOS at the higher voltage, so the 6.0 V values should be used. Power dissipation capacitance (C_{P0}) , typically 20 pF per latch, determines the no load dynamic power consumption, $P_D = C_{PD} V_{Cc}^2 f_{+I_{CC}} V_{Cc}$, and the no load dynamic current consumption, $I_S = C_{PD} V_{Cc} f_{+Cc}$. 20 F For propagation delay times $V_{Cc} = 2.0 \text{ V}$ and $V_{Cc} = 6.0 \text{ V}$ shall be guaranteed, if not tested, to the specified limits in table 1. $40 \text{ Transition time } (t_{TLH}, t_{THL}),$ if not tested, shall be guaranteed to the specified limits in table 1.		Test	Symbol	Test condition $-55^{\circ}C \le T_C \le +$		Group A subgroups	Limits		Unit
Iow, low to highInc.In						00.29.00.p0	Min	Max	
$4'$ See figure 4 $V_{CC} = 4.5 \text{ V}$ 12.0 $V_{CC} = 6.0 \text{ V}$ 10.0 $T_C = -55^{\circ}C$ and $+125^{\circ}C$ $V_{CC} = 2.0 \text{ V}$ $10, 11$ 90.0 ns $C_L = 50 \text{ pF}$ See figure 4 $V_{CC} = 4.5 \text{ V}$ $10, 11$ 90.0 ns $V_{CC} = 4.5 \text{ V}$ $V_{CC} = 6.0 \text{ V}$ $10, 11$ 90.0 ns $V_{CC} = 6.0 \text{ V}$ $V_{CC} = 6.0 \text{ V}$ 15.0 15.0 $V_{CC} = 5.0 \text{ V}$ $V_{CC} = 5.5 \text{ V}$ and V_{L} occur at $V_{CC} = 5.5 \text{ V}$ and 4.5 V respectively. (The V_{H} value at 5.5 V is 3.85 V .) The worst case leakage currents (I_{N} , I_{CC} , and I_{02}) occur for CMOS at the higher voltage, so the 6.0 V values should be used. Power dissipation capacitance (C_{PD}), typically 20 pF per latch, determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2$ f+I _{CC} V_{CC} , and the no load dynamic current consumption, $I_S = C_{PD} V_{CC} + I_{CC}$. $2'$ Tests shall be guaranteed if applied as a forcing function for V_{OH} and V_{OL} tests. $3'$ For propagation delay times $V_{CC} = 2.0 \text{ V}$ and $V_{CC} = 6.0 \text{ V}$ shall be guaranteed, if not tested, to the specified limits in table 1.					V _{CC} = 2.0 V	9		60.0	ns
$\frac{1}{10000000000000000000000000000000000$			<u>4</u> /		V _{CC} = 4.5 V	_		12.0	
Image: C_L = 50 pF See figure 4V_{CC} = 4.5 V V_{CC} = 4.5 V V_{CC} = 6.0 V18.0 					$V_{CC} = 6.0 V$			10.0	
See figure 4 $V_{CC} = 4.5 V$ 18.0 1/ For a power supply of 5.0 V ±10%, the worst case output voltages (V _{OH} and V _{OL}) occur for HC at 4.5 V. Thus, the 4.5 V values should be used when designing with this supply. Worst cases V _{IH} and V _{IL} occur at V _{CC} = 5.5 V and 4.5 V respectively. (The V _{IH} value at 5.5 V is 3.85 V.) The worst case leakage currents (I _{IN} , I _{CC} , and I _{o2}) occur for CMOS at the higher voltage, so the 6.0 V values should be used. Power dissipation capacitance (C _{PD}), typically 20 pF per latch, determines the no load dynamic power consumption, $P_D = C_{PD} V_{CC}^2$ f+I _{CC} V _{CC} , and the no load dynamic current consumption, $I_S = C_{PD} V_{CC}f + I_{CC}$. 2/ Tests shall be guaranteed if applied as a forcing function for V _{OH} and V _{OL} tests. 3/ For propagation delay times V _{CC} = 2.0 V and V _{CC} = 6.0 V shall be guaranteed, if not tested, to the specified limits in table 1.					V _{CC} = 2.0 V	10, 11		90.0	ns
 For a power supply of 5.0 V ±10%, the worst case output voltages (V_{OH} and V_{OL}) occur for HC at 4.5 V. Thus, the 4.5 V values should be used when designing with this supply. Worst cases V_{IH} and V_{IL} occur at V_{CC} = 5.5 V and 4.5 V respectively. (The V_{IH} value at 5.5 V is 3.85 V.) The worst case leakage currents (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage, so the 6.0 V values should be used. Power dissipation capacitance (C_{PD}), typically 20 pF per latch, determines the no load dynamic power consumption, P_D = C_{PD} V_{CC}² f+I_{CC} V_{CC}, and the no load dynamic current consumption, I_S = C_{PD} V_{CC}f + I_{CC}. Tests shall be guaranteed if applied as a forcing function for V_{OH} and V_{OL} tests. For propagation delay times V_{CC} = 2.0 V and V_{CC} = 6.0 V shall be guaranteed, if not tested, to the specified limits in table I. 					V _{CC} = 4.5 V			18.0	
 4.5 V values should be used when designing with this supply. Worst cases V_{IH} and V_{IL} occur at V_{CC} = 5.5 V and 4.5 V respectively. (The V_{IH} value at 5.5 V is 3.85 V.) The worst case leakage currents (I_{IN}, I_{CC}, and I_{OZ}) occur for CMOS at the higher voltage, so the 6.0 V values should be used. Power dissipation capacitance (C_{PD}), typically 20 pF per latch, determines the no load dynamic power consumption, P_D = C_{PD} V_{CC}² f+I_{CC} V_{CC}, and the no load dynamic current consumption, I_S = C_{PD} V_{CC}f + I_{CC}. 2/ Tests shall be guaranteed if applied as a forcing function for V_{OH} and V_{OL} tests. 3/ For propagation delay times V_{CC} = 2.0 V and V_{CC} = 6.0 V shall be guaranteed, if not tested, to the specified limits in table I. 								15.0	
		4.5 V values should 4.5 V respectively. CMOS at the higher 20 pF per latch, dete	be used v (The V _{IH} v voltage, s ermines th	when designing with this supply value at 5.5 V is 3.85 V.) The wo so the 6.0 V values should be us ne no load dynamic power const	ages (V _{OH} and V _{OL}) o . Worst cases V _{IH} an orst case leakage cui sed. Power dissipatio	d V _{IL} occur at V rents (I _{IN} , I _{CC} , a on capacitance	/ _{CC} = 5.5 ind I _{OZ}) or (C _{PD}), typ	V and ccur for pically	
	<u>2</u> /	 4.5 V values should 4.5 V respectively. CMOS at the higher 20 pF per latch, dete dynamic current cor Tests shall be guara For propagation delayer 	be used y (The V _{IH} v voltage, s ermines th asumption anteed if a	when designing with this supply value at 5.5 V is 3.85 V.) The we so the 6.0 V values should be us the no load dynamic power const $h, Is = C_{PD} V_{CC}f + I_{CC}$.	ages (V_{OH} and V_{OL}) o . Worst cases V_{IH} an orst case leakage cur sed. Power dissipation umption, $P_D = C_{PD} V_C$ V_{OH} and V_{OL} tests.	d V _{IL} occur at V rents (I _{IN} , I _{CC} , a on capacitance c^2 f+I _{CC} V _{CC} , ar	$V_{CC} = 5.5$ and I_{OZ}) or (C_{PD}) , typing the no	V and ccur for pically load	
	<u>2</u> / <u>3</u> /	 4.5 V values should 4.5 V respectively. CMOS at the higher 20 pF per latch, dete dynamic current cor Tests shall be guara For propagation delain in table I. 	be used of (The V _{IH} voltage, sermines the asumption anteed if a ay times V	when designing with this supply value at 5.5 V is 3.85 V.) The was the 6.0 V values should be us the no load dynamic power constant, $I_S = C_{PD} V_{CC}f + I_{CC}$.	ages (V_{OH} and V_{OL}) o . Worst cases V_{IH} and orst case leakage cur sed. Power dissipation umption, $P_D = C_{PD} V_C$ V_{OH} and V_{OL} tests. Il be guaranteed, if no	d V _{IL} occur at V rents (I _{IN} , I _{CC} , a on capacitance c^2 f+I _{CC} V _{CC} , ar ot tested, to the	$V_{CC} = 5.5$ and I_{OZ}) or (C_{PD}) , typing the no	V and ccur for pically load	
	<u>2</u> / <u>3</u> /	 4.5 V values should 4.5 V respectively. CMOS at the higher 20 pF per latch, dete dynamic current cor Tests shall be guara For propagation delain in table I. 	be used of (The V _{IH} voltage, sermines the asumption anteed if a ay times V	when designing with this supply value at 5.5 V is 3.85 V.) The was the 6.0 V values should be us the no load dynamic power constant, $I_S = C_{PD} V_{CC}f + I_{CC}$.	ages (V_{OH} and V_{OL}) o . Worst cases V_{IH} and orst case leakage cur sed. Power dissipation umption, $P_D = C_{PD} V_C$ V_{OH} and V_{OL} tests. Il be guaranteed, if no	d V _{IL} occur at V rents (I _{IN} , I _{CC} , a on capacitance c^2 f+I _{CC} V _{CC} , ar ot tested, to the	$V_{CC} = 5.5$ and I_{OZ}) or (C_{PD}) , typing the no	V and ccur for pically load	
	<u>2</u> / <u>3</u> /	 4.5 V values should 4.5 V respectively. CMOS at the higher 20 pF per latch, dete dynamic current cor Tests shall be guara For propagation delain in table I. 	be used of (The V _{IH} voltage, sermines the asumption anteed if a ay times V	when designing with this supply value at 5.5 V is 3.85 V.) The was the 6.0 V values should be us the no load dynamic power constant, $I_S = C_{PD} V_{CC}f + I_{CC}$.	ages (V_{OH} and V_{OL}) o . Worst cases V_{IH} and orst case leakage cur sed. Power dissipation umption, $P_D = C_{PD} V_C$ V_{OH} and V_{OL} tests. Il be guaranteed, if no	d V _{IL} occur at V rents (I _{IN} , I _{CC} , a on capacitance c^2 f+I _{CC} V _{CC} , ar ot tested, to the	$V_{CC} = 5.5$ and I_{OZ}) or (C_{PD}) , typing the no	V and ccur for pically load	

STANDARD MICROCIRCUIT DRAWING	SIZE A		84096
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	8

CASE OUTLINE X



	Device type 01, case outline X							
Symbol	Inches			Millimeters				
	Min	Nom	Max	Min	Nom	Max		
A	.045		.085	1.14		2.16		
b	.015		.019	0.38		0.48		
С	.003		.006	0.076		0.152		
D	.505		.515	12.83		13.08		
E	.275		.285	6.99		7.24		
е	0.045		0.055	1.14		1.40		
L	.250		.370	6.35		9.39		
Q	.010			0.25				
N		20			20			

FIGURE 1. Case outlines.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84096
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	9


Device type	01
Case outlines	R, S, X, and 2
Terminal number	Terminal symbol
1	10E
2	1A1
2 3	2Y4
4	1A2
5	2Y3
6	1A3
7	2Y2
8	1A4
9	2Y1
10	GND
11	2A1
12	1Y4
13	2A2
14	1Y3
15	2A3
16	1Y2
17	2A4
18	1Y1
19	2 0E
20	Vcc


FIGURE 2. Terminal connections.


Inpu	ts	Outputs
mOE	mAn	mYn
L	н	Н
L	L	L
н	х	Z

FIGURE 3. Truth table.


STANDARD MICROCIRCUIT DRAWING	SIZE A		84096
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	10








STANDARD MICROCIRCUIT DRAWING	SIZE A		84096
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	11





PARAMETER	RL	CL	S1	S2
t _{PZH}	1kΩ	50 pF	Open	Closed
t _{PZL}			Closed	Open
t _{PHZ}	1kΩ	50 pF	Open	Closed
t _{PLZ}		[Closed	Open
-t _{PLH} , t _{PHL} Or t _{THL} ,		50 pF	Open	Open
t _{TLH}				

NOTES:

- 1. $C_L = 50 \text{ pF}$ minimum or equivalent (includes probe and test fixture capacitance).
- 2. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control
- 3. $R_L = 1 k\Omega$ or equivalent.
- 4. Input signal from pulse generator: $V_{IN} = 0.0 \text{ V}$ to V_{CC} ; PRR $\leq I \text{ MHz}$; $Z_O = 50 \Omega$; $t_r = 6.0 \text{ ns}$; $t_r = 6.0 \text{ ns}$; t_r and t_r shall be measured from 0.1 V_{CC} to 0.9 V_{CC} and from 0.9 V_{CC} to 0.1 V_{CC} , respectively; duty cycle = 50 percent.
- 5. Timing parameters shall be tested at a minimum input frequency of 1 MHz.
- 6. The outputs are measured one at a time with one transition per measurement.

FIGURE 5. Switching waveforms and test circuit.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84096
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	12

4. QUALITY ASSURANCE PROVISIONS

4.1 <u>Sampling and inspection</u>. For device classes Q and V, sampling and inspection procedures shall be in accordance with MIL-PRF-38535 or as modified in the device manufacturer's Quality Management (QM) plan. The modification in the QM plan shall not affect the form, fit, or function as described herein. For device class M, sampling and inspection procedures shall be in accordance with MIL-PRF-38535, appendix A.

4.2 <u>Screening</u>. For device classes Q and V, screening shall be in accordance with MIL-PRF-38535, and shall be conducted on all devices prior to qualification and technology conformance inspection. For device class M, screening shall be in accordance with method 5004 of MIL-STD-883, and shall be conducted on all devices prior to quality conformance inspection.

- 4.2.1 Additional criteria for device class M.
 - a. Burn-in test, method 1015 of MIL-STD-883.
 - (1) Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015.
 - (2) $T_A = +125^{\circ}C$, minimum.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
- 4.2.2 Additional criteria for device classes Q and V.
 - a. The burn-in test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The burn-in test circuit shall be maintained under document revision level control of the device manufacturer's Technology Review Board (TRB) in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1015 of MIL-STD-883.
 - b. Interim and final electrical test parameters shall be as specified in table II herein.
 - c. Additional screening for device class V beyond the requirements of device class Q shall be as specified in MIL-PRF-38535, appendix B.

4.3 <u>Qualification inspection for device classes Q and V</u>. Qualification inspection for device classes Q and V shall be in accordance with MIL-PRF-38535. Inspections to be performed shall be those specified in MIL-PRF-38535 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

4.4 <u>Conformance inspection</u>. Technology conformance inspection for classes Q and V shall be in accordance with MIL-PRF-38535 including groups A, B, C, D, and E inspections and as specified herein. Quality conformance inspection for device class M shall be in accordance with MIL-PRF-38535, appendix A and as specified herein. Inspections to be performed for device class M shall be those specified in method 5005 of MIL-STD-883 and herein for groups A, B, C, D, and E inspections (see 4.4.1 through 4.4.4).

- 4.4.1 Group A inspection
 - a. Tests shall be as specified in table II herein.
 - b. For device class M, subgroups 7 and 8 tests shall be sufficient to verify the truth table in figure 2 herein. The test vectors used to verify the truth table shall, at a minimum, test all functions of each input and output. All possible input to output logic patterns per function shall be guaranteed, if not tested, to the truth table in figure 2, herein. For device classes Q and V, subgroups 7 and 8 shall include verifying the functionality of the device.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84096
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	13

C_{IN} shall be measured only for initial qualification and after process or design changes which may affect capacitance. c. C_{IN} shall be measured between the designated terminal and GND at a frequency of 1 MHz. CPD shall be tested in accordance with the latest revision of JEDEC Standard No. 20 and table I herein. For CIN and CPD, test all applicable pins on five devices with zero failures.

Test requirements	Subgroups (in accordance with MIL-STD-883, method 5005, table I)	(in acco	ogroups ordance with 88535, table III)
	Device class M	Device class Q	Device class V
Interim electrical parameters (see 4.2)			1
Final electrical parameters (see 4.2)	1, 2, 9 <u>1</u> /	<u>1</u> / 1, 2, 3, 7,	<u>2/ 3</u> / 1, 2, 3, 7, 8, 9, 10, 11
Group A test requirements (see 4.4)	1, 2, 3, 4, 7, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11	1, 2, 3, 4, 7, 8, 9, 10, 11
Group C end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	<u>3</u> / 1, 2, 3, 7,8, 9, 10, 11
Group D end-point electrical parameters (see 4.4)	1, 2, 3	1, 2, 3	1, 2, 3
Group E end-point electrical parameters (see 4.4)	1, 7, 9	1, 7, 9	1, 7, 9

TABLE II. Electrical test requirements.

 <u>1</u>/ PDA applies to subgroup 1.
 <u>2</u>/ PDA applies to subgroups 1, 7 and deltas.
 <u>3</u>/ Delta limits as specified in table III shall be required where specified and the delta limits shall be completed with reference to the zero hour electrical parameters

_		
Parameter	Symbol	Delta Limits
Quiescent current	I _{CC}	±120 nA
Input current low level	IIL	±20 nA
Input current high level	I _{IH}	±20 nA
Output voltage low level $(I_{OL} = 6 \text{ mA}, V_{CC} = 4.5 \text{ V})$	V _{OL}	±0.026 V
Output voltage high level $(I_{OH} = -6 \text{ mA}, V_{CC} = 4.5 \text{ V})$	V _{OH}	±0.20 V

Table III. Burn-in and operating life test delta parameters (+25°C)

STANDARD MICROCIRCUIT DRAWING	SIZE A		84096
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	14

4.4.2 Group C inspection. The group C inspection end-point electrical parameters shall be as specified in table II herein.

4.4.2.1 Additional criteria for device class M. Steady-state life test conditions, method 1005 of MIL-STD-883:

- a. Test condition A, B, C, or D. The test circuit shall be maintained by the manufacturer under document revision level control and shall be made available to the preparing or acquiring activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.
- b. $T_A = +125^{\circ}C$, minimum.
- c. Test duration: 1,000 hours, except as permitted by method 1005 of MIL-STD-883.

4.4.2.2 <u>Additional criteria for device classes Q and V</u>. The steady-state life test duration, test condition and test temperature, or approved alternatives shall be as specified in the device manufacturer's QM plan in accordance with MIL-PRF-38535. The test circuit shall be maintained under document revision level control by the device manufacturer's TRB in accordance with MIL-PRF-38535 and shall be made available to the acquiring or preparing activity upon request. The test circuit shall specify the inputs, outputs, biases, and power dissipation, as applicable, in accordance with the intent specified in test method 1005 of MIL-STD-883.

4.4.3 Group D inspection. The group D inspection end-point electrical parameters shall be as specified in table II herein.

4.4.4 <u>Group E inspection</u>. Group E inspection is required only for parts intended to be marked as radiation hardness assured (see 3.5 herein).

- a. End-point electrical parameters shall be as specified in table II herein.
- b. For device classes Q and V, the devices or test vehicle shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535 for the RHA level being tested. For device class M, the devices shall be subjected to radiation hardness assured tests as specified in MIL-PRF-38535, appendix A for the RHA level being tested. All device classes must meet the postirradiation end-point electrical parameter limits as defined in table I at T_A = +25°C ±5°C, after exposure, to the subgroups specified in table II herein.
- c. When specified in the purchase order or contract, a copy of the RHA delta limits shall be supplied.
- 4.5 Methods of inspection. Methods of inspection shall be specified as follows:

4.5.1 <u>Voltage and current</u>. Unless otherwise specified, all voltages given are referenced to the microcircuit GND terminal. Currents given are conventional current and positive when flowing into the referenced terminal.

5. PACKAGING

5.1 <u>Packaging requirements</u>. The requirements for packaging shall be in accordance with MIL-PRF-38535 for device classes Q and V or MIL-PRF-38535, appendix A for device class M.

6. NOTES

6.1 <u>Intended use</u>. Microcircuits conforming to this drawing are intended for use for Government microcircuit applications (original equipment), design applications, and logistics purposes.

6.1.1 <u>Replaceability</u>. Microcircuits covered by this drawing will replace the same generic device covered by a contractorprepared specification or drawing.

6.1.2 <u>Substitutability</u>. Device class Q devices will replace device class M devices.

6.2 <u>Configuration control of SMD's</u>. All proposed changes to existing SMD's will be coordinated with the users of record for the individual documents. This coordination will be accomplished in accordance using DD Form 1692, Engineering Change Proposal.

STANDARD MICROCIRCUIT DRAWING DEFENSE SUPPLY CENTER COLUMBUS COLUMBUS, OHIO 43216-5000

REVISION LEVEL

F

84096

6.3 <u>Record of users</u>. Military and industrial users should inform Defense Supply Center Columbus when a system application requires configuration control and which SMD's are applicable to that system. DSCC will maintain a record of users and this list will be used for coordination and distribution of changes to the drawings. Users of drawings covering microelectronic devices (FSC 5962) should contact DSCC-VA, telephone (614) 692-0544.

6.4 <u>Comments</u>. Comments on this drawing should be directed to DSCC-VA, Columbus, Ohio 43216-5000, or telephone (614) 692-0547.

6.5 <u>Abbreviations, symbols, and definitions</u>. The abbreviations, symbols, and definitions used herein are defined in MIL-PRF-38535 and MIL-HDBK-1331.

6.6 Sources of supply.

6.6.1 <u>Sources of supply for device classes Q and V</u>. Sources of supply for device classes Q and V are listed in QML-38535. The vendors listed in QML-38535 have submitted a certificate of compliance (see 3.6 herein) to DSCC-VA and have agreed to this drawing.

6.6.2 <u>Approved sources of supply for device class M</u>. Approved sources of supply for class M are listed in MIL-HDBK-103. The vendors listed in MIL-HDBK-103 have agreed to this drawing and a certificate of compliance (see 3.6 herein) has been submitted to and accepted by DSCC-VA.

STANDARD MICROCIRCUIT DRAWING	SIZE A		84096
DEFENSE SUPPLY CENTER COLUMBUS		REVISION LEVEL	SHEET
COLUMBUS, OHIO 43216-5000		F	16

STANDARD MICROCIRCUIT DRAWING SOURCE APPROVAL BULLETIN DATE: 01-12-04

Approved sources of supply for SMD 84096 are listed below for immediate acquisition information only and shall be added to MIL-HDBK-103 and QML-38535 during the next revision. MIL-HDBK-103 and QML-38535 will be revised to include the addition or deletion of sources. The vendors listed below have agreed to this drawing and a certificate of compliance has been submitted to and accepted by DSCC-VA. This bulletin is superseded by the next dated revision of MIL-HDBK-103 and QML-38535.

Standard microcircuit drawing PIN <u>1</u> /	Vendor CAGE number	Vendor similar PIN <u>2</u> /
8409601RA	01295	SNJ54HC244J
8409601SA	01295	SNJ54HC244W
8409601XA	F8859	54HC244K02Q
8409601XC	F8859	54HC244K01Q
84096012A	01295	SNJ54HC244FK
5962-8409601VXA	F8859	54HC244K02V
5962-8409601VXC	F8859	54HC244K01V

1/ The lead finish shown for each PIN representing a hermetic package is the most readily available from the manufacturer listed for that part. If the desired lead finish is not listed contact the Vendor to determine its availability.

<u>2</u>/ <u>Caution</u>. Do not use this number for item acquisition. Items acquired to this number may not satisfy the performance requirements of this drawing.

Vendor CAGE number	Vendor name and address
01295	Texas Instruments Incorporated 13500 N. Central Expressway P.O. Box 655303 Dallas, TX 75265 Point of contact: 6412 Highway 75 South Sherman, TX 75090-0084
F8859	STMicroelectronics 3 rue de Suisse BP4199 35041 RENNES cedex2-FRANCE

The information contained herein is disseminated for convenience only and the Government assumes no liability whatsoever for any inaccuracies in the information bulletin.