



QUAD 2-INPUT "NAND" GATE

MTTL I MC500/400 series

MC508 · MC558  
MC408 · MC458



This device consists of four 2-input NAND gates. The four gates in a single package represent increased functional flexibility. For example, a dual set-reset flip-flop may be obtained if each pair of gates is externally cross-coupled.




Positive Logic:  $3 = \overline{1 \cdot 2}$   
Negative Logic:  $3 = \overline{1 + 2}$

Total Power Dissipation = 60 mW typ/pkg  
Propagation Delay Time = 10 ns typ

TYPE NO.	INPUT LOADING FACTOR	( $t_f$ )	OUTPUT DRIVE	( $I_{OL}$ )	TEMPERATURE RANGE
MC508	1	(-1.33 mA)	15 MC500 series Gates	(20 mA)	-55°C to +125°C
MC558			7 MC500 series Gates	(10 mA)	
MC408	1	(-1.66 mA)	12 MC400 series Gates	(20 mA)	0° to +75°C
MC458			6 MC400 series Gates	(10 mA)	

SWITCHING TIME TEST CIRCUIT


VOLTAGE WAVEFORMS AND DEFINITIONS



MC508, MC558/MC408, MC458 (continued)

ELECTRICAL CHARACTERISTICS

Test procedures are shown for only one gate. The other gates are tested in a similar manner. Further, test procedures are shown for only one input of the gate being tested. The other input is tested in the same manner.



Characteristic	Symbol	Pin Under Test	MC508 Test Limits						MC558 Test Limits						MC408 Test Limits						MC458 Test Limits					
			-55°C		+25°C		+75°C		-55°C		+25°C		+75°C		-55°C		+25°C		+75°C		-55°C		+25°C		+75°C	
			Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max	Min	Max
Input																										
Forward Current	$I_F$	1	-1.33	-1.33	-1.33	-1.33	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	-1.66	
Leakage Current	$I_R$	1	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	
Inverse Beta Current	$I_L$	1	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	-100	
Breakdown Voltage	$BV_{in}(p)$	1	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5		
	$BV_{in}(n)$	1	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	5.5	
Output																										
Output Voltage	$V_{out}(p)$	3	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45	0.45		
	$V_{out}(n)$	3	2.5	2.4	2.7	2.5	2.4	2.5	2.4	2.5	2.4	2.5	2.4	2.5	2.4	2.5	2.4	2.5	2.4	2.5	2.4	2.5	2.4	2.5		
Leakage Current	$I_{OLK}$	3	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	-250	
Short-Circuit Current	$I_{SC}$	3	-10	-45	-10	-45	-10	-45	-10	-45	-10	-45	-10	-45	-10	-45	-10	-45	-10	-45	-10	-45	-10	-45	-10	
Output Voltage	$V_{OL}$	3	-0.40	-0.40	-0.45	-0.45	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	-0.40	
	$V_{OH}$	3	2.8	3.2	3.2	3.35	3.0	3.1	3.15	3.0	3.1	3.15	3.0	3.1	3.15	3.0	3.1	3.15	3.0	3.1	3.15	3.0	3.1	3.15		
Power Requirements																										
(Total Device)																										
Maximum Power Supply Current	$I_{max}$	4	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Power Supply Drain	$I_{DDH}$	4	24	24	24	24	30	30	30	30	30	30	30	30	30	30	30	30	30	30	30	30	30	30	30	
	$I_{DDL}$	4	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	12	
Switching Parameters																										
Turn-On Delay	$t_{pd}$	1,3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Turn-Off Delay	$t_{pd}$	1,3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Rise Time	$t_r$	1,3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	
Fall Time	$t_f$	1,3	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	

TEST CONDITIONS

mA		Volts																						
$I_{OL}$	$I_{OH}$	$P_T$	$I_{SD}$	$P_T$	$I_{SD}$	$V_{in}$	$V_{IH}$	$V_{IK}$	$I_{in}$	$V_{IL}$	$V_{IH}$	$V_{IK}$	$V_{in}$	$V_{IH}$	$V_{IK}$	$V_{in}$	$V_{IH}$	$V_{IK}$	$V_{in}$	$V_{IH}$	$V_{IK}$	$V_{in}$	$V_{IH}$	$V_{IK}$
20	10	-1.5	-0.7	1.0	0.45	2.8	4.5	2.0	1.0	5.5	5.0	-	-	-	-	-	-	-	-	-	-	-	-	-
20	10	-1.5	-0.7	1.0	0.45	2.8	4.5	1.7	1.2	5.5	5.0	8.0	3.0	-	-	-	-	-	-	-	-	-	-	-
20	10	-1.5	-0.7	1.0	0.45	2.8	4.5	1.4	0.9	5.5	5.0	-	-	-	-	-	-	-	-	-	-	-	-	-
20	10	-1.2	-0.6	1.0	0.45	3.0	4.5	1.9	1.1	5.5	5.0	-	-	-	-	-	-	-	-	-	-	-	-	-
20	10	-1.2	-0.6	1.0	0.45	3.0	4.5	1.6	1.2	5.5	5.0	7.0	3.0	-	-	-	-	-	-	-	-	-	-	-
20	10	-1.2	-0.6	1.0	0.45	3.0	4.5	1.7	1.1	5.5	5.0	-	-	-	-	-	-	-	-	-	-	-	-	-

TEST CURRENT / VOLTAGE APPLIED TO PINS LISTED BELOW:

$I_{OL}$	$I_{OH}$	$V_{in}$	$V_{IK}$	$V_{IH}$	$V_{IK}$	$V_{in}$	$V_{IH}$	$V_{IK}$	$V_{in}$	$V_{IH}$	$V_{IK}$	$V_{in}$	$V_{IH}$	$V_{IK}$	$V_{in}$	$V_{IH}$	$V_{IK}$
-	-	-	-	2	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-	-	-
3	3	-	-	-	-	1	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-
-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-	-

\* Pin 5 Fan-Out: Ground input to gates not under test; during ALL-test: units otherwise noted. † The figure to all gates must be ungrounded.