www.ti.com

SCES418-DECEMBER 2002-REVISED JUNE 2005

FEATURES


- Member of the Texas Instruments Widebus™
 Family
- Optimized for 1.8-V Operation and Is 3.6-V I/O Tolerant to Support Mixed-Mode Signal Operation
- I_{off} Supports Partial-Power-Down Mode Operation
- Sub-1-V Operable
- Max t_{pd} of 2 ns at 1.8 V
- Low Power Consumption, 10 μA at 1.8 V
- ±8-mA Output Drive at 1.8 V
- Latch-Up Performance Exceeds 100 mA Per JESD 78, Class II
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)
 - 1000-V Charged-Device Model (C101)

DESCRIPTION/ORDERING INFORMATION

This 18-bit universal bus transceiver is operational at 0.8-V to 2.7-V V_{CC} , but is designed specifically for 1.65-V to 1.95-V V_{CC} operation.

Data flow in each direction is controlled by output-enable (OEAB and OEBA), latch-enable (LEAB and LEBA), and clock (CLKAB and CLKBA) inputs. For A-to-B data flow, the device operates in the transparent mode when LEAB is high. When LEAB is low, the A data is latched if CLKAB is held at a high or low logic level. If LEAB is low, the A data is stored in the latch/flip-flop on the low-to-high transition of CLKAB. When OEAB is high, the outputs are active. When OEAB is low, the outputs are in the high-impedance state.

DGG OR DGV PACKAGE (TOP VIEW)



Data flow for B to A is similar to that of A to B, but uses $\overline{\text{OEBA}}$, LEBA, and CLKBA. The output enables are complementary (OEAB is active high and $\overline{\text{OEBA}}$ is active low).

ORDERING INFORMATION

T _A	PACKA	GE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	TSSOP - DGG	Tape and reel	SN74AUC16501DGGR	AUC16501
-40°C to 85°C	TVSOP - DGV	Tape and reel	SN74AUC16501DGVR	MH501
	VFBGA – GQL	Tape and reel	SN74AUC16501GQLR	MH501

 Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.


Widebus is a trademark of Texas Instruments.



DESCRIPTION/ORDERING INFORMATION (CONTINUED)

To ensure the high-impedance state during power up or power down, $\overline{\text{OEBA}}$ should be tied to V_{CC} through a pullup resistor, and OEAB should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

This device is fully specified for partial-power-down applications using I_{off} . The I_{off} circuitry disables the outputs, preventing damaging current backflow through the device when it is powered down.



TERMINAL ASSIGNMENTS

	1	2	3	4	5	6
Α	A1	LEAB	OEAB	GND	CLKAB	B1
В	A3	A2	GND	GND	B2	В3
С	A5	A4	V _{CC}	V _{CC}	B4	B5
D	A7	A6	GND	GND	B6	B7
E	A9	A8			B8	В9
F	A10	A11			B11	B10
G	A12	A13	GND	GND	B13	B12
Н	A14	A15	V _{CC}	V _{CC}	B15	B14
J	A16	A17	GND	GND	B17	B16
K	A18	OEBA	LEBA	GND	CLKBA	B18




FUNCTION TABLE(1)

	INPUTS									
OEAB	LEAB	CLKAB	Α	В						
L	Χ	Χ	Χ	Z						
Н	Н	X	L	L						
Н	Н	X	Н	Н						
Н	L	\uparrow	L	L						
Н	L	\uparrow	Н	Н						
Н	L	Н	Χ	B ₀ ⁽²⁾						
Н	L	L	Χ	B ₀ ⁽²⁾ B ₀ ⁽³⁾						

- (1) A-to-B data flow is shown; B-to-A flow is similar, but uses OEBA, LEBA, and CLKBA.
- Output level before the indicated steady-state input conditions were
- established, provided that CLKAB was high before LEAB went low Output level before the indicated steady-state input conditions were

LOGIC DIAGRAM (POSITIVE LOGIC)



To 17 Other Channels

Pin numbers shown are for the DGG and DGV packages.

SN74AUC16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS





Absolute Maximum Ratings(1)

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V_{CC}	Supply voltage range		-0.5	3.6	V
VI	Input voltage range (2)	-0.5	3.6	V	
Vo	Voltage range applied to any output in the h	-0.5	3.6	V	
Vo	Output voltage range ⁽²⁾	-0.5	V _{CC} + 0.5	V	
I _{IK}	Input clamp current	V _I < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
Io	Continuous output current			±20	mA
	Continuous current through V _{CC} or GND			±100	mA
		DGG package		64	
θ_{JA}	Package thermal impedance (3)	DGV package		48	°C/W
		GQL package		42	
T _{stg}	Storage temperature range		-65	150	°C

⁽¹⁾ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

Recommended Operating Conditions(1)

			MIN	MAX	UNIT
V _{CC}	Supply voltage		0.8	2.7	V
		V _{CC} = 0.8 V	V _{CC}		
V_{IH}	High-level input voltage	V _{CC} = 1.1 V to 1.95 V	0.65 × V _{CC}		V
		V _{CC} = 2.3 V to 2.7 V	1.7		
		V _{CC} = 0.8 V		0	
V_{IL}	Low-level input voltage	V _{CC} = 1.1 V to 1.95 V		0.35 × V _{CC}	V
		V _{CC} = 2.3 V to 2.7 V		0.7	
V _I	Input voltage	j	0	3.6	V
.,	Output and to me	Active state	0	V _{CC}	V
V_O	Output voltage	3-state	0	3.6	V
		V _{CC} = 0.8 V		-0.7	
		V _{CC} = 1.1 V		-3	
I_{OH}	High-level output current	V _{CC} = 1.4 V		- 5	mA
		V _{CC} = 1.65 V		-8	
		V _{CC} = 2.3 V		-9	
		V _{CC} = 0.8 V		0.7	
		V _{CC} = 1.1 V		3	
I_{OL}	Low-level output current	V _{CC} = 1.4 V		5	mA
		V _{CC} = 1.65 V		8	
		V _{CC} = 2.3 V		9	
Δt/Δν	Input transition rise or fall rate	'		20	ns/V
T _A	Operating free-air temperature		-40	85	°C

⁽¹⁾ All unused inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.

⁽²⁾ The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

³⁾ The package thermal impedance is calculated in accordance with JESD 51-7.



Electrical Characteristics

over recommended operating free-air temperature range (unless otherwise noted)

PAF	RAMETER	TEST CONDITION	NS	V _{cc}	MIN	TYP ⁽¹⁾	MAX	UNIT	
		$I_{OH} = -100 \mu A$		0.8 V to 2.7 V	V _{CC} - 0.1				
		$I_{OH} = -0.7 \text{ mA}$		0.8 V		0.55			
\/		$I_{OH} = -3 \text{ mA}$		1.1 V	0.8			V	
V _{OH}		$I_{OH} = -5 \text{ mA}$		1.4 V	1			V	
		$I_{OH} = -8 \text{ mA}$		1.65 V	1.2				
		$I_{OH} = -9 \text{ mA}$		2.3 V	1.8				
		I _{OL} = 100 μA		0.8 V to 2.7 V			0.2		
		$I_{OL} = 0.7 \text{ mA}$		0.8 V		0.25		V	
\/		I _{OL} = 3 mA		1.1 V			0.3		
V _{OL}		I _{OL} = 5 mA		1.4 V			0.4	V	
		I _{OL} = 8 mA	1.65 V			0.45			
		I _{OL} = 9 mA		2.3 V			0.6		
I _I	Control inputs	V _I = V _{CC} or GND		0.8 V to 2.7 V			±5	μΑ	
I _{off}		V_I or $V_O = 2.7 V$		0			±10	μΑ	
I _{OZ} ⁽²⁾		$V_O = V_{CC}$ or GND		2.7 V			±10	μΑ	
I_{CC}		$V_I = V_{CC}$ or GND,	$I_O = 0$	0.8 V to 2.7 V			20	μΑ	
C _i		V _I = V _{CC} or GND		2.5 V		3.5	4.5	pF	
C _{io}		$V_O = V_{CC}$ or GND		2.5 V		6	7.5	pF	

Timing Requirements

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

				V _{CC} = 0.8 V	V _{CC} = ± 0.	1.2 V 1 V	V _{CC} = ± 0.		V _{CC} = ± 0.		V _{CC} = ± 0.		UNIT
				TYP	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock freq	uency		85		150		250		300		350	MHz
	Pulse	LE high		5.8	4		1.7		1.5		1.5		20
t _w	duration	CLK high or low		5.8	4		1.7		1.5		1.5		ns
		Data before CLK↑		0.2	0.6		0.6		0.6		0.6		
t _{su}	Setup time	Data before LE↓	CLK high	0.1	0.4		0.4		0.3		0.3		ns
	umo	Data before LEV	CLK low	0.1	0.4		0.4		0.3		0.3		
		Data after CLK↑		0.3	1.2		1.1		0.9		0.9		
t _h	Hold time	Data after LE↓	CLK high or low	1.3	1.5		1.3		1.2		1.2		ns

All typical values are at T_A = 25°C. For I/O ports, the parameter I_{OZ} includes the input leakage current.

SN74AUC16501 18-BIT UNIVERSAL BUS TRANSCEIVER WITH 3-STATE OUTPUTS

SCES418-DECEMBER 2002-REVISED JUNE 2005



Switching Characteristics

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	METER FROM (INPUT)		$V_{CC} = 0.8 \text{ V}$ $V_{CC} = 1.2 \text{ V}$ $V_{CC} = 1.5$ $\pm 0.1 \text{ V}$ 0.1 V			V _{CC} = 1.8 V ± 0.15 V			V _{CC} = 2.5 V ± 0.2 V		UNIT		
	(INPUT)	(OUTPUT)	TYP	MIN	MAX	MIN	MAX	MIN	TYP	MAX	MIN	MAX	
f _{max}			85		150		250			300		350	MHz
t _{pd}	A or B	B or A	8.5	0.9	4	1	2.8	0.3	2	2.8	0.1	2.3	ns
t _{pd}	LE	A or B	9.8	1.6	6.3	1	4.1	0.9	2.5	3.8	0.7	3	ns
t _{pd}	CLK	AUIB	9.2	1.5	3.8	0.7	3.1	0.9	2.2	3.3	0.6	2.7	ns
t _{en}	OEAB	В	9.7	1.6	3	1.1	3.2	1	1.8	3.4	0.8	2.8	ns
t _{dis}	OEAB	Ь	15	3.6	5.3	0.9	5.7	1.7	2.4	3.2	1	3.1	ns
t _{en}	OEBA	Α	11	1.7	5.7	1	3.7	1	2.2	3.7	0.7	3	ns
t _{dis}	OEBA	A	18	3.5	7.5	1.4	5.4	2	3.5	5.2	0.9	3	ns

Operating Characteristics

for transparent mode, $T_A = 25$ °C

	PARAMETER		TEST CONDITIONS	V _{CC} = 0.8 V	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V	UNIT
C _{pd} (each bit) (1)	Power dissipation capacitance	Outputs enabled, 1 output switching	$\begin{array}{l} 1 \ f_{data} = 10 \ \text{MHz}, \\ f_{clk} = V_{CC} \ \text{or} \\ \text{GND}, \\ 1 \ f_{out} = 10 \ \text{MHz}, \\ \hline \text{OEAB} = V_{CC}, \\ \hline \text{OEBA} = \text{GND}, \\ \text{LE} = V_{CC}, \\ C_L = 0 \ \text{pF} \end{array}$	30	31	33	36	44	pF
C _{pd} (each bit) (1)	Power dissipation capacitance	Outputs disabled	$\begin{array}{l} 1 \; f_{data} = 10 \; \text{MHz}, \\ f_{clk} = V_{CC} \; \text{or} \\ \text{GND}, \\ 1 \; f_{out} = \text{not} \\ \text{switching}, \\ \hline \text{OEAB} = \text{GND}, \\ \hline \text{OEBA} = V_{CC}, \\ \text{LE} = V_{CC}, \\ \text{C}_{L} = 0 \; \text{pF} \end{array}$	9	9	10	12	16	pF

⁽¹⁾ C_{pd} (each bit) is the C_{pd} for each data bit (input and output circuitry) as it operates at 5 MHz (the clock is operating at 10 MHz in this test, but its I_{CC} component has been subtracted out).





Operating Characteristics⁽¹⁾


for clocked mode, $T_A = 25^{\circ}C$

	PARAMETE	र	TEST CONDITIONS	V _{CC} = 0.8 V TYP	V _{CC} = 1.2 V TYP	V _{CC} = 1.5 V TYP	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	UNIT
C _{pd} (each bit) (2)	Power dissipation capacitance	Outputs enabled, 1 output switching	$\begin{array}{l} 1 \; f_{data} = 5 \; \text{MHz}, \\ 1 \; f_{clk} = 10 \; \text{MHz}, \\ 1 \; f_{out} = 5 \; \text{MHz}, \\ \text{OEAB} = V_{CC}, \\ \hline{\text{OEBA}} = \text{GND}, \\ \text{LE} = \text{GND}, \\ C_L = 0 \; \text{pF} \end{array}$	29	30	31	35	43	pF
$C_{pd(Z)}$	Power dissipation capacitance	Outputs disabled, 1 clock and 1 data switching	$\begin{array}{l} 1 \; f_{data} = 5 \; \text{MHz}, \\ 1 \; f_{clk} = 10 \; \text{MHz}, \\ f_{out} = \text{not} \\ \text{switching}, \\ OEAB = GND, \\ \overline{OEBA} = V_{CC}, \\ LE = GND, \\ C_L = 0 \; \text{pF} \end{array}$	8	8	9	10	13	pF
C _{pd} (each clock) (3)	Power dissipation capacitance	Outputs disabled, clock only switching	$\begin{array}{l} 1 \; f_{data} = 0 \; \text{MHz}, \\ 1 \; f_{clk} = 10 \; \text{MHz}, \\ f_{out} = \text{not} \\ \text{switching}, \\ \hline OEAB = GND, \\ \hline OEBA = V_{CC}, \\ LE = GND, \\ C_L = 0 \; \text{pF} \end{array}$	31	32	32	34	39	pF

Total device C_{pd} for multiple (n) outputs switching and (y) clocks inputs switching = {n * C_{pd} (each output)} + {y * C_{pd} (each clock)} C_{pd} (each bit) is the C_{pd} for each data bit (input and output circuitry) as it operates at 5 MHz (the clock is operating at 10 MHz in this test, but its I_{CC} component has been subtracted out). C_{pd} (each clock) is the C_{pd} for the clock circuitry only as it operates at 10 MHz.




PARAMETER MEASUREMENT INFORMATION



TEST	S1
t _{PLH} /t _{PHL}	Open
t _{PLZ} /t _{PZL}	2×V _{CC}
t _{PHZ} /t _{PZH}	GND

V _{CC}	CL	R _L	$oldsymbol{V}_\Delta$
0.8 V	15 pF	2 k Ω	0.1 V
1.2 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.5 V \pm 0.1 V	15 pF	2 k Ω	0.1 V
1.8 V \pm 0.15 V	30 pF	1 k Ω	0.15 V
2.5 V \pm 0.2 V	30 pF	500 Ω	0.15 V



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_{O} = 50 Ω , slew rate \geq 1 V/ns.
- D. The outputs are measured one at a time, with one transition per measurement.
- E. t_{PLZ} and t_{PHZ} are the same as t_{dis} .
- F. t_{PZL} and t_{PZH} are the same as t_{en}.
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.

Figure 1. Load Circuit and Voltage Waveforms





ti.com 13-Feb-2006

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp (3)
SN74AUC16501DGGR	PREVIEW	TSSOP	DGG	56	2000	TBD	Call TI	Call TI
SN74AUC16501DGVR	PREVIEW	TVSOP	DGV	56	2000	TBD	Call TI	Call TI
SN74AUC16501GQLR	PREVIEW	BGA MI CROSTA R JUNI OR	GQL	56	1000	TBD	Call TI	Call TI

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

DGV (R-PDSO-G**)

24 PINS SHOWN

PLASTIC SMALL-OUTLINE



NOTES: A. All linear dimensions are in millimeters.


B. This drawing is subject to change without notice.

C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15 per side.

D. Falls within JEDEC: 24/48 Pins – MO-153 14/16/20/56 Pins – MO-194

GQL (R-PBGA-N56)

PLASTIC BALL GRID ARRAY



NOTES: A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-225 variation BA.
- D. This package is tin-lead (SnPb). Refer to the 56 ZQL package (drawing 4204437) for lead-free.



DGG (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

48 PINS SHOWN



NOTES: A. All linear dimensions are in millimeters.

B. This drawing is subject to change without notice.

C. Body dimensions do not include mold protrusion not to exceed 0,15.

D. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated