

Data Sheet September 2003 FN6012.2

±15kV ESD Protected, +3V to +5.5V, 10nA, 250kbps, RS-232 Transceiver with Enhanced Automatic Powerdown

The Intersil ICL3238E contains 3.0V to 5.5V powered RS-232 transmitters/receivers which meet EIA/TIA-232 and V.28/V.24 specifications, even at $V_{CC}=3.0V$. Additionally, it provides $\pm 15 \mathrm{kV}$ ESD protection (IEC61000-4-2 Air Gap and Human Body Model) on transmitter outputs and receiver inputs (RS-232 pins). Targeted applications are cell phones, Palmtops, and data cables where the low operational, and even lower standby, power consumption is critical. Efficient on-chip charge pumps, coupled with manual and enhanced automatic powerdown functions, reduce the standby supply current to a 10nA trickle. Small footprint packaging, and the use of small, low value capacitors ensure board space savings as well. Data rates greater than 250kbps are guaranteed at worst case load conditions providing compatibility with popular PC communication software.

The ICL3238E is a 5 driver, 3 receiver device optimized for DCE applications with full hardware handshaking. It also includes a noninverting always-active receiver for RING INDICATOR monitoring.

This device, features an *enhanced automatic powerdown* function which powers down the on-chip power-supply and driver circuits. This occurs when all receiver and transmitter inputs detect no signal transitions for a period of 30s. The ICL3238E powers back up, automatically, whenever it senses a transition on any transmitter or receiver input.

The transmitter and logic inputs include active feedback resistors that retain the input state once driven to a valid logic level.

Table 1 summarizes the features of the ICL3238E, while Application Note AN9863 summarizes the features of each device comprising the ICL32XXE 3V family.

Ordering Information

•			
PART NO. (BRAND)	TEMP. RANGE (°C)	PACKAGE	PKG. DWG. #
ICL3238ECA	0 to 70	28 Ld SSOP	M28.209
ICL3238EIA	-40 to 85	28 Ld SSOP	M28.209
ICL3238EIAH-T (ICL3238EIA)	-40 to 85	28 Ld SSOP Tape & Reel (Note 2)	M28.209
ICL3238ECV	0 to 70	28 Ld TSSOP	M28.173
ICL3238EIV	-40 to 85	28 Ld TSSOP	M28.173

NOTES:

- Most surface mount devices are available on tape and reel; add
 "-T" to suffix.
- Compatible with high temperature (260°C) reflow soldering processes.

Features

- ESD Protection for RS-232 I/O Pins to ±15kV (IEC61000)
- Active Feedback Resistors on T_X and Logic Inputs.
- Manual and Enhanced Automatic Powerdown Features
- Pin Compatible Replacement for MAX3238E, MAX3238, SP3238E
- Meets EIA/TIA-232 and V.28/V.24 Specifications at 3V
- Flow Through Pinout
- · Latch-Up Free
- On-Chip Voltage Converters Require Only Four External Capacitors
- Receiver and Transmitter Hysteresis For Improved Noise Immunity
- Guaranteed Minimum Slew Rate 6V/µs
- Wide Power Supply Range. Single +3V to +5.5V
- Low Supply Current in Powerdown State 10nA
- RS-232 Compatible Outputs at 2.7V Supply

Applications

- Any System Requiring RS-232 Communication Ports
 - Battery Powered, Hand-Held, and Portable Equipment
 - Data Cradles
 - Modems, Printers and other Peripherals
 - Cellular/Mobile Phones, Data Cables

Pinout

ICL3238E (SSOP, TSSOP) TOP VIEW




TABLE 1. SUMMARY OF FEATURES

PART NUMBER	NO. OF Tx.	NO. OF Rx.	NO. OF MONITOR Rx. (R _{OUTB})	DATA RATE (kbps)	Rx. ENABLE FUNCTION?	READY OUTPUT?	MANUAL POWER- DOWN?	ENHANCED AUTOMATIC POWERDOWN FUNCTION?
ICL3238E	5	3	1	250	No	No	Yes	Yes

Pin Descriptions


PIN	FUNCTION
V _{CC}	System Power Supply Input (3.0V to 5.5V).
V+	Internally Generated Positive Transmitter Supply (+5.5V).
V-	Internally Generated Negative Transmitter Supply (-5.5V).
GND	Ground Connection.
C1+	External Capacitor (Voltage Doubler) is connected to this lead.
C1-	External Capacitor (Voltage Doubler) is connected to this lead.
C2+	External Capacitor (Voltage Inverter) is connected to this lead.
C2-	External Capacitor (Voltage Inverter) is connected to this lead.
T _{IN}	TTL/CMOS Compatible Transmitter Inputs (Note 3).
T _{OUT}	±15kV ESD Protected, RS-232 Level (Nominally ±5.5V) Transmitter Outputs.
R _{IN}	±15kV ESD Protected, RS-232 Compatible Receiver Inputs.
R _{OUT}	TTL/CMOS Level Receiver Outputs.
R _{OUTB}	TTL/CMOS Level, Noninverting, Always Enabled Receiver Outputs.
INVALID	Active Low Output that indicates if no valid RS-232 levels are present on any receiver input.
FORCEOFF	Active Low to Shut Down Transmitters and On-Chip Power Supply. This overrides any automatic circuitry and FORCEON (see Table 2, Note 3).
FORCEON	Active High Input to override automatic powerdown circuitry thereby keeping transmitters active. (FORCEOFF must be high, Note 3).

NOTE:

^{3.} These input pins incorporate positive feedback resistors. Once the input is driven to a valid logic level, the feedback resistor maintains that logic level until V_{CC} is removed. Unused transmitter inputs may be left unconnected by the user.

Typical Operating Circuit

ICL3238E



NOTES:

- 4. The negative terminal of C_3 can be connected to either $V_{\mbox{CC}}$ or GND.
- 5. For V_{CC} = 3.15V (3.3V -5%), use C_1 C_4 = 0.1 μF or greater. For V_{CC} = 3.0V (3.3V -10%), use C_1 C_4 = 0.22 μF .

Absolute Maximum Ratings

V _{CC} to Ground
V- to Ground
V+ to V
Input Voltages
T _{IN} , FORCEOFF, FORCEON0.3V to 6V
R _{IN} ±25V
Output Voltages
T _{OUT} ±13.2V
R _{OUT} , INVALID0.3V to V _{CC} +0.3V
Short Circuit Duration
T _{OUT} Continuous
ESD Rating See Specification Table

Thermal Information

Thermal Resistance (Typical, Note 6)	θ _{JA} (°C/W)
28 Ld TSSOP Package	100
28 Ld SSOP Package	
Maximum Junction Temperature (Plastic Packa	
Maximum Storage Temperature Range	65°C to 150°C
Maximum Lead Temperature (Soldering 10s) .	300°C
(Lead Tips Only)	

(00000

Operating Conditions

Temperature Range	
ICL3238ECX	
ICL3238EIX	40°C to 85°C

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTE:

6. θ_{JA} is measured with the component mounted on a low effective thermal conductivity test board in free air. See Tech Brief TB379 for details.

Electrical Specifications Test Conditions: $V_{CC} = 3.15V$ to 5.5V, $C_1 - C_4 = 0.1\mu$ F; $V_{CC} = 3V$, $C_1 - C_4 = 0.22\mu$ F; Unless Otherwise Specified. Typicals are at $T_A = 25^{\circ}C$

PARAMETER	TEST CONE	DITIONS	TEMP (°C)	MIN	TYP	MAX	UNITS
DC CHARACTERISTICS	-			"	1		
Supply Current, Automatic Powerdown	All R _{IN} Open, FORCEON = GNI	R_{IN} Open, FORCEON = GND, $\overline{FORCEOFF}$ = V_{CC}				300	nA
Supply Current, Powerdown	FORCEOFF = GND	CEOFF = GND utputs Unloaded, FORCEON = FORCEOFF = V _{CC}				300	nA
Supply Current, Automatic Powerdown Disabled	All Outputs Unloaded, FORCEO	N = FORCEOFF = V _{CC}	25	-	0.3	1.0	mA
LOGIC AND TRANSMITTER INF	PUTS AND RECEIVER OUTPUTS			1			
Input Logic Threshold Low	T _{IN} Active	T _{IN} Active				0.8	V
	T _{IN} , FORCEON, FORCEOFF Wake up Threshold	V _{CC} = 3.3V	Full	-	-	0.8	V
		V _{CC} = 5.0V	Full	-	-	0.8	V
Input Logic Threshold High	T _{IN} Active	V _{CC} = 3.6V	Full	2.0	-	=	V
	T _{IN} , FORCEON, FORCEOFF	V _{CC} = 3.3V	Full	2.0	-	=	V
	Wake up Threshold	V _{CC} = 5.0V	Full	2.4	-	=	V
Input Leakage Current	T _{IN} , FORCEON, FORCEOFF, V	$V_{IN} = 0V \text{ or } V_{CC} \text{ (Note 7)}$	Full	-	±0.01	±1.0	μA
Output Leakage Current	FORCEOFF = GND		Full	-	±0.05	±10	μA
Output Voltage Low	I _{OUT} = 1.0mA		Full	-	-	0.4	V
Output Voltage High	I _{OUT} = -1.0mA		Full	V _{CC} -0.6	V _{CC} -0.1	-	V
RECEIVER INPUTS			·				·
Input Voltage Range			Full	-25	-	25	V
Input Threshold Low	V _{CC} = 3.3V		Full	0.6	1.2	=	V
	V _{CC} = 5.0V		Full	0.8	1.5	=	V
Input Threshold High	V _{CC} = 3.3V	$V_{CC} = 3.3V$ $V_{CC} = 5.0V$		-	1.5	2.4	V
	V _{CC} = 5.0V			-	1.8	2.4	V
Input Hysteresis			25	-	0.6	=	V
Input Resistance			25	3	5	7	kΩ

Electrical Specifications

Test Conditions: $V_{CC}=3.15V$ to 5.5V, C_1 - $C_4=0.1\mu F$; $V_{CC}=3V$, C_1 - $C_4=0.22\mu F$; Unless Otherwise Specified. Typicals are at $T_A=25^0C$ (Continued)

PARAMETER	TEST CONDI	TEMP (°C)	MIN	TYP	MAX	UNITS	
ENHANCED AUTOMATIC POWE	RDOWN (FORCEON = GND, FOR	RCEOFF = V _{CC})	•				
Receiver Input Thresholds to INVALID High	(Figure 6)		Full	-2.7	-	2.7	V
Receiver Input Thresholds to INVALID Low	(Figure 6)	gure 6)			-	0.3	V
INVALID Output Voltage Low	I _{OUT} = 1.0mA		Full	-	-	0.4	V
INVALID Output Voltage High	I _{OUT} = -1.0mA		Full	V _{CC} -0.6	-	-	V
Receiver Positive or Negative Threshold to INVALID High Delay (t _{INVH})			25	-	0.3	-	μs
Receiver Positive or Negative Threshold to INVALID Low Delay (t _{INVL})					60	-	μs
Receiver or Transmitter Edge to Transmitters Enabled Delay (t _{WU})	(Note 8)		25	-	25	-	μs
Receiver or Transmitter Edge to Transmitters Disabled Delay (tautopwdn)	(Note 8)	Full	15	30	60	S	
TRANSMITTER OUTPUTS							
Output Voltage Swing	All Transmitter Outputs Loaded w	ith 3kΩ to Ground	Full	±5.0	±5.4	-	V
Output Resistance	V _{CC} = V+ = V- = 0V, Transmitter	Output = ±2V	Full	300	10M	-	Ω
Output Short-Circuit Current			Full	-	±35	±60	mA
Output Leakage Current	$V_{OUT} = \pm 12V$, $V_{CC} = 0V$ or 3V to Automatic Powerdown or FORCE		Full	-	-	±25	μA
TIMING CHARACTERISTICS							
Maximum Data Rate	$R_L = 3k\Omega$, $C_L = 1000pF$, One Tran	nsmitter Switching	Full	250	500	-	kbps
Receiver Propagation Delay	Receiver Input to Receiver	t _{PHL}	25	-	0.15	-	μs
	Output, C _L = 150pF	t _{PLH}	25	-	0.15	-	μs
Receiver Output Enable Time	Normal Operation		25	-	150	-	ns
Receiver Output Disable Time	Normal Operation		25	-	300	-	ns
Transmitter Skew	t _{PHL} - t _{PLH}		25	-	50	-	ns
Receiver Skew	t _{PHL} - t _{PLH}		25	-	50	-	ns
Transition Region Slew Rate	$V_{CC} = 3.3V$,	C _L = 150pF to 1000pF	25	6	15	30	V/µs
	$R_L = 3k\Omega$ to $7k\Omega$, Measured From 3V to -3V or -3V to 3V	C _L = 150pF to 2500pF	25	4	12	30	V/µs
ESD PERFORMANCE				. "			
RS-232 Pins (T _{OUT} , R _{IN})	IEC61000-4-2 Air Gap Discharge		25	-	±15	-	kV
	IEC61000-4-2 Contact Discharge		25	-	±8	-	kV
	Human Body Model		25	-	±15	-	kV
All Other Pins	Human Body Model		25	-	±2.5	-	kV

NOTES:

- 7. These inputs utilize a positive feedback resistor. The input current is negligible when the input is at either supply rail.
- 8. An "edge" is defined as a transition through the transmitter or receiver input thresholds.

Detailed Description

ICL3238E operates from a single +3V to +5.5V supply, guarantees a 250kbps minimum data rate, requires only four small external $0.1\mu F$ (0.22 μF for V_{CC} = 3.0V) capacitors, features low power consumption, and meets all EIA/TIA-232 and V.28 specifications. The circuit is divided into three sections: The charge pump, the transmitters, and the receivers.

Charge-Pump

Intersil's new ICL32XXE family utilizes regulated on-chip dual charge pumps as voltage doublers, and voltage inverters to generate $\pm 5.5 V$ transmitter supplies from a V_{CC} supply as low as 3.0V. This allows these devices to maintain RS-232 compliant output levels over the $\pm 10\%$ tolerance range of 3.3V powered systems. The efficient on-chip power supplies require only four small, external $0.1\mu F$ capacitors for the voltage doubler and inverter functions at $V_{CC}=3.3 V$. See the "Capacitor Selection" section, and Table 3 for capacitor recommendations for other operating conditions. The charge pumps operate discontinuously (i.e., they turn off as soon as the V+ and V- supplies are pumped up to the nominal values), resulting in significant power savings.

Transmitters

The transmitters are proprietary, low dropout, inverting drivers that translate TTL/CMOS inputs to EIA/TIA-232 output levels. Coupled with the on-chip $\pm 5.5 V$ supplies, these transmitters deliver true RS-232 levels over a wide range of single supply system voltages.

Transmitter outputs disable and assume a high impedance state when the device enters the powerdown mode (see Table 2). These outputs may be driven to $\pm 12V$ when disabled.

All devices guarantee a 250kbps data rate for full load conditions (3k Ω and 1000pF), VCC \geq 3.0V, with one transmitter operating at full speed. Under more typical conditions of VCC \geq 3.3V, RL = 3k Ω , and CL = 250pF, one transmitter easily operates at 1Mbps.

Transmitter inputs incorporate an active positive feedback resistor that maintains the last driven input state in the absence of a forcing signal. Unused transmitter inputs may be left unconnected.

Receivers

The ICL3238E contains both standard inverting, three-state receivers, and a single noninverting (monitor) receiver (denoted by the R_{OUTB} label) that is always active, regardless of the state of any control lines. Both receiver types convert RS-232 signals to CMOS output levels and accept inputs up to $\pm 25 \text{V}$ while presenting the required $3 \text{k} \Omega$ to $7 \text{k} \Omega$ input impedance (see Figure 1) even if the power is off (VCC = 0V). The receivers' Schmitt trigger input stage uses hysteresis to increase noise immunity and decrease errors due to slow input signal transitions.

The inverting receivers disable during forced (manual) powerdown, but not during automatic powerdown (see Table 2). Conversely, the monitor receiver remains active

TABLE 2. POWERDOWN LOGIC TRUTH TABLE

RCVR OR XMTR EDGE WITHIN 30 SEC?	FORCEOFF INPUT	FORCEON INPUT	TRANSMITTER OUTPUTS	RECEIVER OUTPUTS	R _{OUTB} OUTPUT	RS-232 LEVEL PRESENT AT RECEIVER INPUT?	INVALID OUTPUT	MODE OF OPERATION	
No	Н	Н	Active	Active	Active	No	L	Normal Operation (Enhanced	
No	Н	Н	Active	Active	Active	Yes	Н	Auto Powerdown Disabled)	
Yes	Н	L	Active	Active	Active	No	L	Normal Operation (Enhanced	
Yes	Н	L	Active	Active	Active	Yes	Н	Auto Powerdown Enabled)	
No	Н	L	High-Z	Active	Active	No	L	Powerdown Due to Enhanced	
No	Н	L	High-Z	Active	Active	Yes	Н	Auto Powerdown Logic	
Х	L	Х	High-Z	High-Z	Active	No	L	Manual Powerdown	
Х	L	Х	High-Z	High-Z	Active	Yes	Н		
INVALID DRI	INVALID DRIVING FORCEON AND FORCEOFF (EMULATES AUTOMATIC POWERDOWN)								
Х	Note 9	Note 9	Active	Active	Active	Yes	Н	Normal Operation	
Х	Note 9	Note 9	High-Z	High-Z	Active	No	L	Forced Auto Powerdown	

NOTE:

^{9.} Input is connected to INVALID Output.

even during manual powerdown making it extremely useful for RING INDICATOR monitoring. Standard receivers driving powered down peripherals must be disabled to prevent current flow through the peripheral's protection diodes (see Figures 2 and 3). This renders them useless for wake up functions, but the corresponding monitor receiver can be dedicated to this task as shown in Figure 3.




FIGURE 1. INVERTING RECEIVER CONNECTIONS




FIGURE 2. POWER DRAIN THROUGH POWERED DOWN
PERIPHERAL




FIGURE 3. DISABLED RECEIVERS PREVENT POWER DRAIN

Powerdown Functionality

This 3V RS-232 interface device requires a nominal supply current of 0.3mA during normal operation (not in powerdown mode). This is considerably less than the 5mA to 11mA

current required by 5V RS-232 devices. The already low current requirement drops significantly when the device enters powerdown mode. In powerdown, supply current drops to 10nA, because the on-chip charge pump turns off (V+ collapses to V_{CC}, V- collapses to GND), and the transmitter outputs three-state. This micro-power mode makes this device ideal for battery powered and portable applications.

Software Controlled (Manual) Powerdown

The ICL3238E allows the user to force the IC into the low power, standby state, and utilizes a two pin approach where the FORCEON and FORCEOFF inputs determine the IC's mode. For always enabled operation, FORCEON and FORCEOFF are both strapped high. To switch between active and powerdown modes, under logic or software control, only the FORCEOFF input need be driven. The FORCEON state isn't critical, as FORCEOFF dominates over FORCEON. Nevertheless, if strictly manual control over powerdown is desired, the user must strap FORCEON high to disable the enhanced automatic powerdown circuitry. ICL3238E inverting (standard) receiver outputs also disable when the device is in manual powerdown, thereby eliminating the possible current path through a shutdown peripheral's input protection diode (see Figures 2 and 3).

Connecting FORCEOFF and FORCEON together disables the enhanced automatic powerdown feature, enabling them to function as a manual SHUTDOWN input (see Figure 4).




FIGURE 4. CONNECTIONS FOR MANUAL POWERDOWN
WHEN NO VALID RECEIVER SIGNALS ARE
PRESENT

With any of the above control schemes, the time required to exit powerdown, and resume transmission is only $25\mu s$.

When using both manual and enhanced automatic powerdown (FORCEON = 0), the ICL3238E won't power up from manual powerdown until both FORCEOFF and FORCEON are driven high, or until a transition occurs on a receiver or transmitter input. Figure 5 illustrates a circuit for ensuring that the ICL3238E powers up as soon as

FORCEOFF switches high. The rising edge of the Master Powerdown signal forces the device to power up, and the ICL3238E returns to enhanced automatic powerdown mode an RC time constant after this rising edge. The time constant isn't critical, because the ICL3238E remains powered up for 30 seconds after the FORCEON falling edge, even if there are no signal transitions. This gives slow-to-wake systems (e.g., a mouse) plenty of time to start transmitting, and as long as it starts transmitting within 30 seconds both systems remain enabled.




FIGURE 5. CIRCUIT TO ENSURE IMMEDIATE POWER UP WHEN EXITING FORCED POWERDOWN

INVALID Output

The INVALID output always indicates (see Table 2) whether or not 30µs have elapsed with invalid RS-232 signals (see Figures 6 and 8) persisting on all of the receiver inputs,




FIGURE 6. DEFINITION OF VALID RS-232 RECEIVER LEVELS

giving the user an easy way to determine when the interface block should power down. Invalid receiver levels occur whenever the driving peripheral's outputs are shut off (powered down) or when the RS-232 interface cable is disconnected. In the case of a disconnected interface cable where all the receiver inputs are floating (but pulled to GND by the internal receiver pull down resistors), the INVALID logic detects the invalid levels and drives the output low. The power management logic then uses this indicator to power down the interface block. Reconnecting the cable restores valid levels at the receiver inputs, INVALID switches high, and the power management logic wakes up the interface block. INVALID can also be used to indicate the DTR or

RING INDICATOR signal, as long as the other receiver inputs are floating, or driven to GND (as in the case of a powered down driver).

Enhanced Automatic Powerdown

Even greater power savings is available by using this device which features an *enhanced automatic* powerdown function. When the enhanced powerdown logic determines that no transitions have occurred on any of the transmitter nor receiver inputs for 30 seconds, the charge pump and transmitters powerdown, thereby reducing supply current to 10nA. The ICL3238E automatically powers back up whenever it detects a transition on one of these inputs. This automatic powerdown feature provides additional system power savings without changes to the existing operating system.

Enhanced automatic powerdown operates when the FORCEON input is low, and the FORCEOFF input is high. Tying FORCEON high disables automatic powerdown, but manual powerdown is always available via the overriding FORCEOFF input. Table 2 summarizes the enhanced automatic powerdown functionality.




FIGURE 7. ENHANCED AUTOMATIC POWERDOWN LOGIC

Figure 7 illustrates the enhanced powerdown control logic. Note that once the ICL3238E enters powerdown (manually or automatically), the 30 second timer remains timed out (set), keeping the ICL3238E powered down until FORCEON transitions high, or until a transition occurs on a receiver or transmitter input.

The INVALID output signal switches low to indicate that invalid levels have persisted on all of the receiver inputs for more than 60µs (see Figure 8), but this has no direct effect on the state of the ICL3238E (see the next sections for methods of utilizing INVALID to power down the device). INVALID switches high 1µs after detecting a valid RS-232 level on a receiver input. INVALID operates in all modes (forced or automatic powerdown, or forced on), so it is also useful for systems employing manual powerdown circuitry. The time to recover from automatic powerdown mode is typically 25µs.




FIGURE 8. ENHANCED AUTOMATIC POWERDOWN, AND INVALID TIMING DIAGRAMS

Emulating Standard Automatic Powerdown

If enhanced automatic powerdown isn't desired, the user can implement the standard automatic powerdown feature (mimics the function on the ICL3221, ICL3223, ICL3243E) by connecting the INVALID output to the FORCEON and FORCEOFF inputs, as shown in Figure 9. After 60µs of invalid receiver levels, INVALID switches low and drives the ICL3238E into a forced powerdown condition. INVALID switches high as soon as a receiver input senses a valid RS-232 level, forcing the ICL3238E to power on. See the "INVALID DRIVING FORCEON AND FORCEOFF" section of Table 2 for an operational summary. This operational mode is perfect for handheld devices that communicate with another computer via a detachable cable. Detaching the cable allows the internal receiver pull-down resistors to pull the inputs to GND (an invalid RS-232 level), causing the 60µs timer to time-out and drive the IC into powerdown. Reconnecting the cable restores valid levels, causing the IC to power back up.




FIGURE 9. CONNECTIONS FOR AUTOMATIC POWERDOWN
WHEN NO VALID RECEIVER SIGNALS ARE
PRESENT

Hybrid Automatic Powerdown Options

For devices which communicate only through a detachable cable, connecting INVALID to FORCEOFF (with FORCEON = 0) may be a desirable configuration. While the cable is attached INVALID and FORCEOFF remain high, so the enhanced automatic powerdown logic powers down the RS-232 device whenever there is 30 seconds of inactivity on the receiver and transmitter inputs. Detaching the cable allows the receiver inputs to drop to an invalid level (GND), so INVALID switches low and forces the RS-232 device to power down. The ICL3238E remains powered down until the cable is reconnected (INVALID = FORCEOFF = 1) and a transition occurs on a receiver or transmitter input (see Figure 7). For immediate power up when the cable is reattached, connect FORCEON to FORCEOFF through a network similar to that shown in Figure 5.

Capacitor Selection

The charge pumps require $0.1\mu F$, or greater, capacitors for 3.3V (5% tolerance) operation. For other supply voltages refer to Table 3 for capacitor values. Do not use values smaller than those listed in Table 3. Increasing the capacitor values (by a factor of 2) reduces ripple on the transmitter outputs and slightly reduces power consumption. C_2 , C_3 , and C_4 can be increased without increasing C_1 's value, however, do not increase C_1 without also increasing C_2 , C_3 , and C_4 to maintain the proper ratios (C_1 to the other capacitors).

TABLE 3. REQUIRED CAPACITOR VALUES

V _{CC} (V)	C ₁ (μF)	C ₂ , C ₃ , C ₄ (µF)
3.0 to 3.6 (3.3V ±10%)	0.22	0.22
3.15 to 3.6 (3.3V ±5%)	0.1	0.1
4.5 to 5.5	0.047	0.33
3.0 to 5.5	0.22	1

When using minimum required capacitor values, make sure that capacitor values do not degrade excessively with temperature. If in doubt, use capacitors with a larger nominal value. The capacitor's equivalent series resistance (ESR) usually rises at low temperatures and it influences the amount of ripple on V+ and V-.

Power Supply Decoupling

In most circumstances a $0.1\mu F$ bypass capacitor is adequate. In applications that are particularly sensitive to power supply noise, decouple V_{CC} to ground with a capacitor of the same value as the charge-pump capacitor C_1 . Connect the bypass capacitor as close as possible to the IC.

Operation Down to 2.7V

ICL3238E transmitter outputs meet RS-562 levels (± 3.7 V), at full data rate, with V_{CC} as low as 2.7V. RS-562 levels typically ensure inter operability with RS-232 devices.

Transmitter Outputs when Exiting Powerdown

Figure 10 shows the response of two transmitter outputs when exiting powerdown mode. As they activate, the two transmitter outputs properly go to opposite RS-232 levels, with no glitching, ringing, nor undesirable transients. Each transmitter is loaded with $3k\Omega$ in parallel with 2500pF. Note that the transmitters enable only when the magnitude of the supplies exceed approximately 3V.




FIGURE 10. TRANSMITTER OUTPUTS WHEN EXITING POWERDOWN

High Data Rates

The ICL3238E maintains the RS-232 \pm 5V minimum transmitter output voltages even at high data rates. Figure 11 details a transmitter loopback test circuit, and Figure 12 illustrates the loopback test result at 120kbps. For this test, all transmitters were simultaneously driving RS-232 loads in parallel with 1000pF, at 120kbps. Figure 13 shows the loopback results for a single transmitter driving 1000pF and

an RS-232 load at 250kbps. The static transmitters were also loaded with an RS-232 receiver.




FIGURE 11. TRANSMITTER LOOPBACK TEST CIRCUIT




FIGURE 12. LOOPBACK TEST AT 120kbps




FIGURE 13. LOOPBACK TEST AT 250kbps

Interconnection with 3V and 5V Logic

The ICL3238E directly interfaces with 5V CMOS and TTL logic families. Nevertheless, with the ICL32XX at 3.3V, and the logic supply at 5V, AC, HC, and CD4000 outputs can drive ICL32XX inputs, but ICL32XX outputs do not reach the minimum V_{IH} for these logic families. See Table 4 for more

TABLE 4. LOGIC FAMILY COMPATIBILITY WITH VARIOUS **SUPPLY VOLTAGES**

SYSTEM POWER-SUPPLY VOLTAGE (V)	V _{CC} SUPPLY VOLTAGE (V)	COMPATIBILITY
3.3	3.3	Compatible with all CMOS families.
5	5	Compatible with all TTL and CMOS logic families.
5	3.3	Compatible with ACT and HCT CMOS, and with TTL. ICL32XX outputs are incompatible with AC, HC, and CD4000 CMOS inputs.

±15kV ESD Protection

All pins on ICL32XX devices include ESD protection structures, but the ICL32XXE family incorporates advanced structures which allow the RS-232 pins (transmitter outputs and receiver inputs) to survive ESD events up to ±15kV. The RS-232 pins are particularly vulnerable to ESD damage because they typically connect to an exposed port on the exterior of the finished product. Simply touching the port pins, or connecting a cable, can cause an ESD event that might destroy unprotected ICs. These new ESD structures protect the device whether or not it is powered up, protect without allowing any latchup mechanism to activate, and don't interfere with RS-232 signals as large as ±25V.

Human Body Model (HBM) Testing

As the name implies, this test method emulates the ESD event delivered to an IC during human handling. The tester delivers the charge through a $1.5k\Omega$ current limiting resistor, making the test less severe than the IEC61000 test which utilizes a 330Ω limiting resistor. The HBM method determines an ICs ability to withstand the ESD transients typically present during handling and manufacturing. Due to the random nature of these events, each pin is tested with respect to all other pins. The RS-232 pins on "E" family devices can withstand HBM ESD events to ±15kV.

IEC61000-4-2 Testing

The IEC61000 test method applies to finished equipment, rather than to an individual IC. Therefore, the pins most likely to suffer an ESD event are those that are exposed to the outside world (the RS-232 pins in this case), and the IC is tested in its typical application configuration (power applied) rather than testing each pin-to-pin combination. The lower current limiting resistor coupled with the larger charge storage capacitor yields a test that is much more severe than the HBM test. The extra ESD protection built into this device's RS-232 pins allows the design of equipment meeting level 4 criteria without the need for additional board level protection on the RS-232 port.

AIR-GAP DISCHARGE TEST METHOD

For this test method, a charged probe tip moves toward the IC pin until the voltage arcs to it. The current waveform delivered to the IC pin depends on approach speed, humidity, temperature, etc., so it is difficult to obtain repeatable results. The "E" device RS-232 pins withstand ±15kV air-gap discharges.

CONTACT DISCHARGE TEST METHOD

During the contact discharge test, the probe contacts the tested pin before the probe tip is energized, thereby eliminating the variables associated with the air-gap discharge. The result is a more repeatable and predictable test, but equipment limits prevent testing devices at voltages higher than ±8kV. All "E" family devices survive ±8kV contact discharges on the RS-232 pins.

Typical Performance Curves V_{CC} = 3.3V, T_A = 25°C




FIGURE 14. TRANSMITTER OUTPUT VOLTAGE vs LOAD CAPACITANCE




FIGURE 15. SLEW RATE vs LOAD CAPACITANCE




FIGURE 16. SUPPLY CURRENT VS LOAD CAPACITANCE WHEN TRANSMITTING DATA




FIGURE 17. SUPPLY CURRENT vs SUPPLY VOLTAGE

Die Characteristics

SUBSTRATE POTENTIAL (POWERED UP):

GND


TRANSISTOR COUNT:

1235

PROCESS:

Si Gate CMOS

Shrink Small Outline Plastic Packages (SSOP)



NOTES:


- Symbols are defined in the "MO Series Symbol List" in Section 2.2 of Publication Number 95.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs. Mold flash, protrusion and gate burrs shall not exceed 0.20mm (0.0078 inch) per side.
- Dimension "E" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.20mm (0.0078 inch) per side.
- 5. The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "B" does not include dambar protrusion. Allowable dambar protrusion shall be 0.13mm (0.005 inch) total in excess of "B" dimension at maximum material condition.
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact.

M28.209 (JEDEC MO-150-AH ISSUE B) 28 LEAD SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES MILLIMETERS			IETERS	
SYMBOL	MIN	MAX	MIN	MIN MAX	
Α	-	0.078	-	2.00	-
A1	0.002	-	0.05	-	-
A2	0.065	0.072	1.65	1.85	-
В	0.009	0.014	0.22	0.38	9
С	0.004	0.009	0.09	0.25	-
D	0.390	0.413	9.90	10.50	3
Е	0.197	0.220	5.00	5.60	4
е	0.026	BSC	0.65	BSC	-
Н	0.292	0.322	7.40	8.20	-
L	0.022	0.037	0.55	0.95	6
N	2	8	28		7
α	0°	8 ⁰	0 _o	8 ⁰	-

Rev. 1 3/95

Thin Shrink Small Outline Plastic Packages (TSSOP)



NOTES:

- These package dimensions are within allowable dimensions of JEDEC MO-153-AE, Issue E.
- 2. Dimensioning and tolerancing per ANSI Y14.5M-1982.
- Dimension "D" does not include mold flash, protrusions or gate burrs.
 Mold flash, protrusion and gate burrs shall not exceed 0.15mm (0.006 inch) per side.
- Dimension "E1" does not include interlead flash or protrusions. Interlead flash and protrusions shall not exceed 0.15mm (0.006 inch) per side.
- The chamfer on the body is optional. If it is not present, a visual index feature must be located within the crosshatched area.
- 6. "L" is the length of terminal for soldering to a substrate.
- 7. "N" is the number of terminal positions.
- 8. Terminal numbers are shown for reference only.
- Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall be 0.08mm (0.003 inch) total in excess of "b" dimension at maximum material condition. Minimum space between protrusion and adjacent lead is 0.07mm (0.0027 inch).
- Controlling dimension: MILLIMETER. Converted inch dimensions are not necessarily exact. (Angles in degrees)

M28.173
28 LEAD THIN SHRINK SMALL OUTLINE PLASTIC PACKAGE

	INCHES		MILLIMETERS		
SYMBOL	MIN	MAX	MIN	MAX	NOTES
Α	-	0.047	-	1.20	-
A1	0.002	0.006	0.05	0.15	-
A2	0.031	0.051	0.80	1.05	-
b	0.0075	0.0118	0.19	0.30	9
С	0.0035	0.0079	0.09	0.20	-
D	0.378	0.386	9.60	9.80	3
E1	0.169	0.177	4.30	4.50	4
е	0.026 BSC		0.65 BSC		-
Е	0.246	0.256	6.25	6.50	-
L	0.0177	0.0295	0.45	0.75	6
N	28		28		7
α	0°	8 ⁰	0°	8 ^o	-

Rev. 0 6/98

All Intersil U.S. products are manufactured, assembled and tested utilizing ISO9000 quality systems. Intersil Corporation's quality certifications can be viewed at www.intersil.com/design/quality

Intersil products are sold by description only. Intersil Corporation reserves the right to make changes in circuit design, software and/or specifications at any time without notice. Accordingly, the reader is cautioned to verify that data sheets are current before placing orders. Information furnished by Intersil is believed to be accurate and reliable. However, no responsibility is assumed by Intersil or its subsidiaries for its use; nor for any infringements of patents or other rights of third parties which may result from its use. No license is granted by implication or otherwise under any patent or patent rights of Intersil or its subsidiaries.

For information regarding Intersil Corporation and its products, see www.intersil.com