Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.

Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights of third parties by or arising from the use of Renesas Electronics products or technical information described in this document. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anticrime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics.
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majorityowned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



MOS INTEGRATED CIRCUIT $\mu PD8875$

(5400+5400) PIXELS \times 3 COLOR + (5400+5400) PIXELS B&W

CCD LINEAR IMAGE SENSOR

DESCRIPTION

The μ PD8875CY-A is a color CCD (Charge Coupled Device) linear image sensor that changes optical images to electrical signal. It has 3 rows of (5400 + 5400) staggered color pixels and (5400 + 5400) staggered pixels of black and white , and each row has dual-sided readout type of charge transfer register. And it has reset feed-through level clamp circuits and voltage amplifiers. Therefore, it is suitable for 1200 dpi / A4 color image scanners.

FEATURES

 Valid photocell 	: (5400 + 5400) staggered pixels of RGB + (5400 + 5400) staggered pixels of B&W
 Photocell's size 	: 5.25 \times 5.75 μ m (RGB), 5.25 \times 3.2 μ m (B&W)
 Line spacing 	: 63 μ m (12 lines) Red line - Green line, Green line - Blue line
	63 μ m (12 lines) Blue odd line - B&W even line
 Color filter 	: High transmittance new color filter
	Primary colors (red, green and blue), pigment filter (with light resistance 107 lx•hour)
 Resolution 	: 48 dot/mm A4 (210 $ imes$ 297 mm) size (shorter side) for color and B&W
	1200 dpi US letter (8.5" \times 11") size (shorter side) for color and B&W
 Drive clock level 	: CMOS output under 5 V operation
 Data rate 	: 20 MHz Max (RGB), 40 MHz Max (B&W at 600 dpi mode)
 Power supply 	: + 12 V
 On-chip circuits 	: Reset feed-through level clamp circuits
	Voltage amplifiers

ORDERING INFORMATION


Part Number	Package
μ PD8875CY-A	CCD linear image sensor 22 pin plastic DIP (10.16 mm (400))

Remark The μ PD8875CY-A is a lead-free product.

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.

NEC

BLOCK DIAGRAM




PIN CONFIGURATION (Top View)

CCD linear image sensor 22-pin plastic DIP (10.16 mm (400)) μ PD8875CY-A


	[ノ]		
Output signal 3 (Red, B&W_ODD)	Vout3 1					22	Vout2	Output signal 2 (Green, B&W_ODD)
Output drain voltage 2	Vod2 2	-	-	-	-	21	Vod1	Output drain voltage 1
Reset gate clock	ØR 3	-				20	Vout1	Output signal 1 (Blue, B&W_EVEN)
Reset feed-through level clamp clock	øCLB 4					19	GND	Ground
Shift register clock 1	ø1 5				0	18	NC	No connection
No connection	NC 6	Red	Green	Blue	Black & White	17	φ2	Shift register clock 2
Color/B&W selector	øSEL2 7		U		Black	16	<i>ø</i> 2L	Last gate shift register clock 2
Last gate shift register clock 1	ø1L 8					15	φ2	Shift register clock 2
Shift register clock 1	ø1 9					14	<i>ф</i> 1	Shift register clock 1
Shift register clock 2	<i>ø</i> 2 10	10800	10800	10800	10800	13	φTG	Transfer gate clock
Ground	GND 11	-	-	-	-	12	ØSEL1	Mode selector
	l					J		

Caution Connect the No connection pins (NC) to GND.

PHOTOCELL STRUCTURE DIAGRAM



PHOTOCELL ARRAY STRUCTURE DIAGRAM



ABSOLUTE MAXIMUM RATINGS (TA = +25°C)

Parameter	Symbol	Ratings	Unit
Output drain voltage	Vod1, Vod2	– 0.3 to +15	V
Shift register clock voltage	Vø1, Vø2	– 0.3 to +8	V
Last gate shift register clock voltage	Vø1L, Vø2L	– 0.3 to +8	V
Reset gate clock voltage	Vør	– 0.3 to +8	V
Reset feed-through level clamp clock voltage	Vøclb	– 0.3 to +8	V
Mode select signal voltage	$V_{\phi SEL1}, V_{\phi SEL2}$	– 0.3 to +8	V
Transfer gate clock voltage	Vøtg	– 0.3 to +8	V
Operating ambient temperature Note	TA	0 to +55	°C
Storage temperature	Tstg	– 40 to +70	°C

Note Use at the condition without dew condensation.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Parameter	Symbol	MIN.	TYP.	MAX.	Unit
Output drain voltage	Vod1, Vod2	11.4	12.0	12.6	V
Shift register clock high level	Vø 1H, Vø 2H, Vø 1LH, Vø 2LH	4.75	5.0	5.5	V
Shift register clock low level	$V_{\phi 1L}, V_{\phi 2L}, V_{\phi 1LL}, V_{\phi 2LL}$	0	0	+0.15	V
Reset gate clock high level	Vørh	4.75	5.0	5.5	V
Reset gate clock low level	Vørl	0	0	+0.15	V
Reset feed-through level clamp clock high level	V _Ø CLBH	4.75	5.0	5.5	V
Reset feed-through level clamp clock low level	Vøclbl	0	0	+0.15	V
Mode select signal high level	V_{ϕ} Sel1h, V_{ϕ} Sel2h	4.75	5.0	5.5	V
Mode select signal low level	V_{ϕ} Sel1L, V_{ϕ} Sel2L	0	0	+0.15	V
Transfer gate clock high level	Vøтgh	4.75	V _{ø 1H} Note	V _{∅ 1H} Note	V
Transfer gate clock low level	Vøtgl	0	0	+0.15	V
Data rate	føR	_	2	20	MHz
Clock pulse frequency	fø1, fø2	-	1	20	MHz

RECOMMENDED OPERATING CONDITIONS (TA = +25°C)

Note When Transfer gate clock high level ($V_{\phi TGH}$) is higher than shift register clock high level ($V_{\phi 1H}$), image lag increases.

ELECTRICAL CHARACTERISTICS

 $T_A = +25^{\circ}C$, $V_{OD} = +12$ V, data rate ($f_{\phi R}$) = 2 MHz, storage time = 5.5 ms, input clock = 5 V_{P-P} light source: 3200 K halogen lamp + C-500S (infrared cut filter, t = 1 mm)+ HA-50 (heat absorbing filter, t = 3 mm)

)		
Parameter		Symbol	Test Conditions	MIN.	TYP.	MAX.	Unit
Saturation voltage		Vsat		2.5	3.0	-	V
Saturation exposure	Red	SE_R		-	0.3	-	lx∙s
	Green	SE_G		-	0.33	-	lx∙s
	Blue	SE_B		_	0.6	-	lx∙s
	B&W	SE_B&W		_	0.24	-	lx∙s
Photo response non-uniformity		PRNU_RGB	Vout = 1.0 V	-	6.0	20.0	%
		PRNU_B&W		_	10.0	25.0	%
Average dark signal		ADS	Light shielding	-	0.2	2.0	mV
Dark signal non-uniformity		DSNU	Light shielding	_	1.5	10.0	mV
Power consumption		Pw	Light shielding	-	360	540	mW
Output impedance		Zo		_	0.2	0.4	kΩ
Response	Red	RR		7.0	10.0	13.0	V/lx∙s
	Green	Rg		6.3	9.0	11.7	V/lx∙s
	Blue	RB		3.5	5.0	6.5	V/lx∙s
	B&W	R _{B&W}		8.7	12.3	16.1	V/lx∙s
Image lag	<u>.</u>	IL	Vout = 1.0 V	-	3.0	7.0	%
Offset level		Vos		6.5	7.5	8.5	V
Output fall delay time Note		ta	Vout = 1.0 V	-	15	-	ns
Total transfer efficiency Note		TTE	Vout = 1.0 V,	92	98	-	%
			data rate = 20 MHz				
Register imbalance		RI	Vout = 1.0 V	-	1.0	4.0	%
Response peak	Red			-	610	-	nm
	Green			-	535	-	nm
	Blue			_	460	-	nm
	B&W			_	540	-	nm
Dynamic range		DR1	Vsat/DSNU	-	2000	-	times
		DR2	Vsat/ <i>o</i> CDS	-	1363	-	times
Reset feed-through noise		RFTN	Light shielding	-2000	-100	500	mV
		PRFTN	Light shielding	_	500	800	mV
Random noise (CDS)		σ CDS	Light shielding	_	2.2	_	mV

Note When the fall time of ϕ 1L and ϕ 2L (t1, t2) is typical value. (Refer to TIMING CHART 2-1 to 2-3)

INPUT PIN CAPACITANCE (T_A = +25°C, V_{OD} = +12 V)

Parameter	Symbol	Pin name	Pin No	MIN.	TYP.	MAX.	Unit
Shift register clock pin capacitance 1	C _{ø1}	<i>ø</i> 1	5	-	600	-	pF
			9	_	600	_	pF
			14	_	600	_	pF
	Cø1 total cap	pacitance		_	1800	_	рF
Shift register clock pin capacitance 2	Cø2	<i>φ</i> 2	10	_	600	_	pF
			15	_	600	_	pF
			17	_	600	_	pF
	Cø2 total ca	_	1800	_	pF		
Last gate shift register clock pin capacitance 1	Cø1L	<i>ø</i> 1L	8	-	10	_	pF
Last gate shift register clock pin capacitance 2	Cø₂L	<i>ø</i> 2L	16	_	10	_	pF
Reset gate clock pin capacitance	CøR	φR	3	_	10	_	pF
Reset feed-through level clamp clock pin capacitance	Cøclb	φCLB	4	_	10	_	pF
Select signal pin capacitance	CøSEL1	øSEL1	12	_	10	_	pF
	C_{ϕ} SEL2	ØSEL2	7	_	10	_	pF
Transfer gate clock pin capacitance	Сøтд	φTG	13	_	300	_	pF

Remark 1. Pins 5, 9, 14 (ϕ 1) and pins 10, 15, 17 (ϕ 2) are each connected inside of the device.

2. $C_{\phi 1}$ and $C_{\phi 2}$ show the equivalent capacity of the real drive including the capacity of between $\phi 1$ and $\phi 2$.

		<u>с</u> 				 в	
 ~					*		(4 pixels)
~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~~					\$	00801S 66201S 86201S 26201S 26201S 25 25 25 25 25 25 25 25 25	Valid photocell (10800 pixels)
<del>2</del>			"UUUUUU		*		Optical black Invalid photocell (43 pixels) (4 pixels)
<b>م</b> و			๚๚๚๚๚๚๚๚๚		¥		Dummy pixel Opti (16 pixels) (43
¢TG	φ1, (φ1L)	φ2, (φ2L)	¢R ]	(At bit clamp)	<pre></pre>	: Note : Vour1 to Vour3 ]	



Data Sheet S18949EJ1V0DS


TIMING CHART 1-1 (Color 1200 dpi Mode, (*\phi*SEL1 = "H", *\phi*SEL2 = "H"))

		Note	
			D66 66 D67 CCD shift register signal Invalid photocell (2 pixels)
			(2 pixels)
		~	0 0 0 0 0 0 0 0 0 0 0 0 0 0
		\$ 	Dummy pixels)
		Note	
φΤG φ1, (φ1L) φ2, (φ2L)	<ul> <li>         φR φCLB (At bit clamp)         </li> </ul>	<ul> <li></li></ul>	Vour1 to Vour3 】



**Note** Set the  $\phi$ R to low level and the  $\phi$ CLB to high level during this period.

EL2 = "H"))
= "L",
ode, (øSEL1
r 300 dpi Mc
T 1-3 (Coloi
IMING CHAR



**Note** Set the  $\phi$ R to low level and the  $\phi$ CLB to high level during this period.

		þ	
	Image: Construction of the second	10     11     13     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15     15    <	Dummy pixel       Optical black       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0       0
φTG φ1, (φ1t.) φ2, (φ2t.)	(At bit damp) (At line damp) (At line damp) (B&W_EVEN)	(B&W_ODD)	




NEC

Set the  $\phi R$  to low level and the  $\phi CLB$  to high level during this period.

Note






Symbol	MIN.	TYP.	MAX.	Unit
t1, t2	0	25	-	ns
t3	10	50	1	ns
t4, t5	0	20	Ι	ns
t6	0	70	-	ns
t7	15	50	-	ns
t8, t9	0	20	Ι	ns
t10	5	45	_	ns
t11	10	70	-	ns

**Note** TYP. is the case of  $\phi R = 2 \text{ MHz}$ 


TIMING CHART 2-2 (Color 600 dpi Mode, (*φ*SEL1 = "L", *φ*SEL2 = "H") / B&W Mode, (*φ*SEL1 = N/A, *φ*SEL2 = "L"))



Symbol	MIN.	TYP.	MAX.	Unit
t1, t2	0	25	_	ns
t3	10	50	_	ns
t4, t5	0	20	Ι	ns
t6	0	70	_	ns
t7	15	50	_	ns
t8, t9	0	20	Ι	ns
t10	5	45	_	ns
t11	10	70	_	ns

**Note** TYP. is the case of  $\phi R = 2 \text{ MHz}$ 


# TIMING CHART 2-3 (Color 300 dpi Mode, (*ø*SEL1 = "L", *ø*SEL2 = "H"))



Symbol	MIN.	TYP.	MAX.	Unit
t1, t2	0	25	Ι	ns
t3	10	50	Ι	ns
t4, t5	0	20	Ι	ns
t6	0	70	Ι	ns
t7	15	50	Ι	ns
t8, t9	0	20	Ι	ns
t10	5	45	_	ns
t11	10	70	_	ns

**Note** TYP. is the case of  $\phi R = 1 \text{ MHz}$ 


# *φ*TG, *φ*1 (*φ*1L), *φ*2 (*φ*2L) TIMING CHART



Symbol	MIN.	TYP.	MAX.	Unit
t6	0	70	_	ns
t7	15	50	_	ns
t11	10	50	-	ns
t13	5000	10000	50000	ns
t14, t15	0	50	_	ns
t16, t17	900	1000	_	ns
t18, t19	200	400	_	ns
t20	10	350	-	ns


**Note** Set the  $\phi R$  to low level and the  $\phi CLB$  to high level during this period.

# φ1, φ2 CROSS POINT




Symbol	MIN.	TYP.	MAX.	Unit
t25	50	-	-	ns
t26, t27	20	-	-	ns


# ¢1, ¢2L CROSS POINT



# φ2, φ1L CROSS POINT



# *φ*TG, *φ*SEL TIMING CHART



Symbol	MIN.	TYP.	MAX.	Unit
t28	0	0	Ι	ns
t29	4500	9500	Ι	ns

#### SELECTION OF RESOLUTION MODE

The uPD8875CY-A has function of two readout modes, High Resolution Mode and Low Resolution Mode. These two modes can be selected by  $\phi$ SEL1 switch.

Mode	Description	øSEL1
High Resolution Mode	1200 dpi (Max.)	High level
Low Resolution Mode	600 dpi (Max.) (even line readout mode)	Low level

#### (1) High Resolution Mode

In this mode, both signals in odd lines and even lines can be read out. This mode enables 1200 dpi (max.) resolution with A4 size ( $210 \times 297$  mm, shorter side).

Please refer to TIMING CHART 1-1 and TIMING CHART 2-1.

#### (2) Low Resolution Mode

In this mode, only signal output in even lines can be read out.

Signal output in even lines:	Can be read out
Signal output in odd lines:	Can not be read out

This mode enables 600 dpi (max) resolution with A4 size.

To use intermittent reset drive enable signal charges of adjacent pixels in even line to add at the charge to voltage conversion area. Then it can achieve low resolution with A4 size such as 300, 200, 150 dpi. Please refer to **TIMING CHART 1-2**, **1-3** and **TIMING CHART 2-2**, **2-3**.

# **DEFINITIONS OF CHARACTERISTIC**

#### 1. Saturation voltage : Vsat

Output signal voltage at which the response linearity is lost.

#### 2. Saturation exposure : SE


Product of intensity of illumination (lx) and storage time (s) when saturation of output voltage occurs.

#### 3. Photo response non-uniformity : PRNU

The output signal non-uniformity of all the valid pixels when the photosensitive surface is applied with the light of uniform illumination. This is calculated by the following formula.

PRNU (%) = 
$$\frac{\Delta x}{\overline{x}} \times 100$$
  
 $\Delta x$  : maximum of  $|x_j - \overline{x}|$   
 $\overline{x} = \frac{\sum_{j=1}^{10800} x_j}{10800}$ 

x_j: Output voltage of valid pixel number j



#### 4. Average dark signal : ADS

Average output signal voltage of all the valid pixels at light shielding. This is calculated by the following formula.

ADS (mV) = 
$$\frac{\sum_{j=1}^{10800} d_j}{10800}$$


dj : Dark signal of valid pixel number j

## 5. Dark signal non-uniformity : DSNU

Absolute maximum of the difference between ADS and voltage of the highest or lowest output pixel of all the valid pixels at light shielding. This is calculated by the following formula.

DSNU (mV) : maximum of | dj - ADS | j = 1 to 10800

dj : Dark signal of valid pixel number j



#### 6. Output impedance : Zo


Impedance of the output pins viewed from outside.

#### 7. Response : R

Output voltage divided by exposure (lx•s). Note that the response varies with a light source (spectral characteristic).

#### 8. Image lag : IL

The rate between the last output voltage and the next one after read out the data of a line.



# 9. Register imbalance : RI

The rate of the difference between the averages of the output voltage of Odd and Even pixels, against the average output voltage of all the valid pixels.

$$RI(\%) = \frac{\frac{2}{n} \left| \sum_{j=1}^{n} (V_{2j-1} - V_{2j}) \right|}{\frac{1}{n} \sum_{j=1}^{n} V_{j}} \times 100$$


n : Number of valid pixels V_j : Output voltage of each pixel

# 10. Offset level : VOS

DC level of output signal is defined as follows.

# 11. Reset feed-through noise : RFTN, PRFTN

Reset feed-through noise (RFTN) and peak of RFTN (PRFTN) are defined as follows.



## 12. Random noise (CDS) : $\sigma$ CDS

Random noise  $\sigma$ CDS is defined as the standard deviation of a valid pixel output signal with 100 times (= 100 lines) data sampling at dark (light shielding).  $\sigma$ CDS is calculated by the following procedure.


- 1. One valid photocell in one reading is fixed as measurement point.
- 2. The output level is measured during the reset feed-through period which is averaged over 100 ns to get "VDi".
- 3. The output level is measured during the video output time averaged over 100 ns to get "VOi".
- 4. The correlated double sampling output is defined by the following formula.

 $VCDS_i = VD_i - VO_i$ 


- 5. Repeat the above procedure (1 to 4) for 100 times (= 100 lines).
- 6. Calculate the standard deviation  $\sigma$ CDS using the following formula equation.

$$\sigma$$
 CDS (mV) =  $\sqrt{\frac{\sum_{i=1}^{100} (VCDS_i - \overline{V})^2}{100}}$ ,  $\overline{V} = \frac{1}{100} \sum_{i=1}^{100} VCDS_i$ 


The following figure shows output waveform (valid photocell under dark condition).




#### STANDARD CHARACTERISTIC CURVES (1) (Reference Value)








#### **APPLICATION CIRCUIT EXAMPLE**



Caution Connect the no connection pins (NC) to GND.


**Remark** The inverters are the 74AC04, and pins 5, 9, 10, 13, 14 and 17 connect two or three inverters in parallel.



# PACKAGE DRAWING

# $\mu$ PD8875CY-A CCD LINEAR IMAGE SENSOR 22-PIN PLASTIC DIP (10.16 mm (400))

(Unit : mm)



4.	21	±	0.	5	_

Name	Dimensions	Refractive index
Plastic cap	42.7×8.35×0.8(0.7 ^{**5} )	1.5

%1 Distance between the 1st valid pixel and the center of the pin1%2 Distance between the top of the cap and the surface of the CCD chip

*3 Distance between the bottom of the package and the surface of the CCD chip *4 Transparent window

*5 Thickness of the transparent window

22C-1CCD-PKG20

© NEC Electronics Corporation 2007

#### **RECOMMENDED SOLDERING CONDITIONS**

When soldering this product, it is highly recommended to observe the conditions as shown below.

If other soldering processes are used, or if the soldering is performed under different conditions, please make sure to consult with our sales offices.

#### Type of Through-hole Device

#### µPD8875CY-A: CCD linear image sensor 22-pin plastic DIP (10.16 mm (400))

Process	Conditions
Partial heating method	Pin temperature: 380°C or below, Heat time: 3 seconds or less (per pin).

- Cautions 1. During assembly care should be taken to prevent solder or flux from contacting the glass cap. The optical characteristics could be degraded by such contact.
  - 2. Soldering by the solder flow method may have deleterious effects on prevention of glass cap soiling and heat resistance. So the method cannot be guaranteed.

# NOTES ON HANDLING THE PACKAGES

# 1 DUST AND DIRT PROTECTING

The optical characteristics of the CCD will be degraded if the cap is scratched during cleaning. Don't either touch plastic cap surface by hand or have any object come in contact with plastic cap surface. Should dirt stick to a plastic cap surface, blow it off with an air blower. For dirt stuck through electricity ionized air is recommended. And if the plastic cap surface is grease stained, clean with our recommended solvents.

#### O CLEANING THE PLASTIC CAP

Care should be taken when cleaning the surface to prevent scratches.

We recommend cleaning the cap with a soft cloth moistened with one of the recommended solvents below. Excessive pressure should not be applied to the cap during cleaning. If the cap requires multiple cleanings it is recommended that a clean surface or cloth be used.

#### **O RECOMMENDED SOLVENTS**

The following are the recommended solvents for cleaning the CCD plastic cap.

Use of solvents other than these could result in optical or physical degradation in the plastic cap. Please consult your sales office when considering an alternative solvent.

Solvents	Symbol
Ethyl Alcohol	EtOH
Methyl Alcohol	MeOH
Isopropyl Alcohol	IPA
N-methyl Pyrrolidone	NMP

# **② MOUNTING OF THE PACKAGE**

The application of an excessive load to the package may cause the package to warp or break, or cause chips to come off internally. Particular care should be taken when mounting the package on the circuit board. Don't have any object come in contact with plastic cap. You should not reform the lead frame. We recommended to use a IC-inserter when you assemble to PCB.

Also, be care that the any of the following can cause the package to crack or dust to be generated.

- 1. Applying heat to the external leads for an extended period of time with soldering iron.
- 2. Applying repetitive bending stress to the external leads.
- 3. Rapid cooling or heating

# ③ OPERATE AND STORAGE ENVIRONMENTS

Operate in clean environments. CCD image sensors are precise optical equipment that should not be subject to mechanical shocks. Exposure to high temperatures or humidity will affect the characteristics. So avoid storage or usage in such conditions.

Keep in a case to protect from dust and dirt. Dew condensation may occur on CCD image sensors when the devices are transported from a low-temperature environment to a high-temperature environment. Avoid such rapid temperature changes.

For more details, refer to our document "Review of Quality and Reliability Handbook" (C12769E)

# **④** ELECTROSTATIC BREAKDOWN

CCD image sensor is protected against static electricity, but destruction due to static electricity is sometimes detected. Before handling be sure to take the following protective measures.

- 1. Ground the tools such as soldering iron, radio cutting pliers of or pincer.
- 2. Install a conductive mat or on the floor or working table to prevent the generation of static electricity.
- 3. Either handle bare handed or use non-chargeable gloves, clothes or material.
- 4. Ionized air is recommended for discharge when handling CCD image sensor.
- 5. For the shipment of mounted substrates, use box treated for prevention of static charges.
- Anyone who is handling CCD image sensors, mounting them on PCBs or testing or inspecting PCBs on which CCD image sensors have been mounted must wear anti-static bands such as wrist straps and ankle straps which are grounded via a series resistance connection of about 1 MΩ.

#### NOTES FOR CMOS DEVICES -

#### **1** VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between  $V_{IL}$  (MAX) and  $V_{IH}$  (MIN).

#### (2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

#### **③** PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

#### **④** STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

#### **5** POWER ON/OFF SEQUENCE

In the case of a device that uses different power supplies for the internal operation and external interface, as a rule, switch on the external power supply after switching on the internal power supply. When switching the power supply off, as a rule, switch off the external power supply and then the internal power supply. Use of the reverse power on/off sequences may result in the application of an overvoltage to the internal elements of the device, causing malfunction and degradation of internal elements due to the passage of an abnormal current.

The correct power on/off sequence must be judged separately for each device and according to related specifications governing the device.

#### **(6)** INPUT OF SIGNAL DURING POWER OFF STATE

Do not input signals or an I/O pull-up power supply while the device is not powered. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Input of signals during the power off state must be judged separately for each device and according to related specifications governing the device.

- The information in this document is current as of September, 2007. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative
  purposes in semiconductor product operation and application examples. The incorporation of these
  circuits, software and information in the design of a customer's equipment shall be done under the full
  responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by
  customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).