National Semiconductor

931

9316/DM9316 Synchronous 4-Bit Counters

General Description

These synchronous, presettable counters feature an internal carry look-ahead for application in high-speed counting designs. The 9316 is a 4-bit binary counter. The carry output is decoded by means of a NOR gate, thus preventing spikes during the normal counting mode of operation. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the count-enables inputs and internal gating. This mode of operating eliminates the output counting spikes which are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.


These counters are fully programmable; that is, the outputs may be preset to either level. As presetting is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the setup data after the next clock pulse regardless of the levels of the enable input. Low-to-high transitions at the load input are perfectly acceptable regardless of the logic levels on the clock or enable inputs. The clear function is asynchronous and a low level at the clear input sets of the flip-flop outputs low regardless of the levels of clock, load, or enable inputs. The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a ripple carry output. Both countenable inputs (P and T) must be high to count, and input T is fed-forward to enable the ripple carry output. The ripple carry output thus enabled will produce a high-level output pulse with a duration approximately equal to the high-level output pulse can be used to enable successive cascaded stages. High-to-low level transitions at the enable P or T inputs may occur regardless of the logic level in the clock.

T-45-23-05

Features

- Internal look-ahead for fast counting
- Carry output for n-bit cascading
- Synchronous counting
- Load control line
- Diode-clamped inputs
- Typical clock frequency 35 MHz
- Pin-for-pin replacements popular 54/74 counters 5416A/7416A (binary)
- Alternate Military/Aerospace device (9316) is available. Contact a National Semiconductor Sales Office/Distributor for specifications.

Connection Diagram



4-280

-65°C to +150°C

Absolute Maximum Ratings (Note)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications. Supply Voltage 7V Input Voltage 5,5V

Operating Free Air Temperature Range Military -55°C to +125°C . Commercial 0°C to +70°C

Storage Temperature Range

T-45-23-05

9316

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaran-teed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Symbol	Parameter		Military			Commercial			Units		
O y III. D OI			Min	Nom	Max	Min	Nom	Max			
Vcc	Supply Voltage	Supply Voltage		4.5	5	5.5	4,75	5	5.25	V	
VIH	High Level Input Voltage		2			2			V		
VIL	Low Level Input Voltage					0.8			0.8	l v	
ЮН	High Level Output Current					-0.8			-0.8	mA	
IOL	Low Level Output Current					16			16	m/	
folk	Clock Frequency (Note 6)			0		25	0		25	MF	
tw	Pulse Width Clo		ok 🛛	25			25			1	
	(Note 6)	Clea	ar	20		· ·	20			- ns	
tsu	Setup Time	Data	a	20			20			ns	
	(Noté 6)	Ena	ble P	20	1		20				
		Loa	d	25		<u> </u>	25		1		
		Clea	ar	20	1	1	20		1	1	
tн	Any Hold Time (N	lotes 1 &	k 6)	0			0			ns	
TA	Free Air Operating Temperatu		erature	-55		125	0	•	70	•	
Electri Symbol	cal Characte			mended of		ee air tempe Min		Гур	s otherwise r Max	noted) Unii	
Symbol	Parameter	•	c	onditions	3				Max	Unii	
Symbol Vi	Parameter Input Clamp Vo	Itage	C V _{CC} = Min,	onditions $I_1 = -12$	mA.			Гур	т		
Symbol	Parameter	Itage	C $V_{CC} = Min,$ $V_{CC} = Min,$ $V_{IL} = Max,$	conditions $I_1 = -12$ $I_{OH} = Ma$ $V_{IH} = Min$	mA. ax		(N	Гур	Max	Unit	
Symbol Vi	Parameter Input Clamp Vo High Level Outp Voltage Low Level Outp Voltage	Itage put put	C V _{CC} = Min, V _L = Max, V _L = Max, V _{CC} = Min, V _{IL} = Min,	conditions $I_1 = -12$ $I_{OH} = Ma$ $V_{IH} = Min$ $I_{OL} = Ma$ $V_{IL} = Max$	mA. ax 1 IX K	Min	(N	fyp ote 2)	Max	Unii V	
Symbol Vi Voh Vol	Parameter input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage	ltage out ut Max	C $V_{CC} = Min,$ $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$	conditions $I_1 = -12$ $I_{OH} = Ma$ $V_{IH} = Min$ $I_{OL} = Ma$ $V_{IL} = Max$	mA. ax 1 IX K	Min	(N	Гур ote 2) 3.4	Max. 	Uni V V	
Symbol Vi Voh Vol	Parameter Input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage High Level Inpu	ltage out ut Max	$C_{CC} = Min,$ $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{IH} = Min,$ $V_{CC} = Max$ $V_{CC} = Max$	conditions $I_1 = -12$ $I_{OH} = Ma$ $V_{IH} = Min$ $I_{OL} = Ma$ $V_{IL} = Max$ $V_I = 5.5 V$	mA. ax 1 IX K	Min	(N	Гур ote 2) 3.4	Max -1.5 0,4	Uni V V	
Symbol Vi Voh Vol	Parameter input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage	ltage out ut Max	$\label{eq:constraint} \begin{array}{c} \mathbf{C} \\ \mathbf{V}_{CC} = Min, \\ \mathbf{V}_{CC} = Min, \\ \mathbf{V}_{IL} = Max, \\ \mathbf{V}_{CC} = Max, \\ \mathbf{V}_{IH} = Min, \\ \mathbf{V}_{IH} = Min, \\ \mathbf{V}_{CC} = Max \end{array}$	$\begin{array}{l} \text{conditions} \\ I_{I} = -12 \\ I_{OH} = Ma \\ V_{IH} = Min \\ I_{OL} = Ma \\ V_{IL} = Max \\ V_{IL} = 5.5 \\ \hline \end{array}$	mA mA ax 1 V V	Min	(N	Гур ote 2) 3.4	Max 1.5 0.4 1	Uni V V V	
Symbol Vi VoH VoL II II	Parameter input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage High Level Inpu Current	ltage but uut Max t	C $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{CC} = Max$ $V_{CC} = Max$ $V_{I} = 2.4 V$	$\begin{array}{c} \text{I}_{I} = -12\\ \text{I}_{OH} = \text{Max}\\ \text{V}_{IH} = \text{Min}\\ \text{I}_{OL} = \text{Max}\\ \text{V}_{IL} = \text{Max}\\ \text{V}_{IL} = \text{Max}\\ \text{V}_{I} = 5.5 \text{V}\\ \hline \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \\ \hline \\ \hline \\$	mA mA ax 1 xx K V v	Min	(N	Гур ote 2) 3.4	Max -1.5 0,4 1 80	Unii V V	
Symbol Vi VoH VoL Ii	Parameter Input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage High Level Inpu Current Low Level Inpul	ltage but uut Max t	C $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{CC} = Max$ $V_{CC} = Max$ $V_{I} = 2.4 V$	$\begin{array}{c} \text{I}_{I} = -12\\ \text{I}_{OH} = \text{Max}\\ \text{V}_{IH} = \text{Min}\\ \text{I}_{OL} = \text{Max}\\ \text{V}_{IL} = \text{Max}\\ \text{V}_{IL} = \text{Max}\\ \text{V}_{I} = 5.5 \text{V}\\ \hline \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \hline \\ \hline \\ \hline \\ \hline \\$	mA ax 1 X X V Dock able T	Min	(N	Гур ote 2) 3.4	Max 1.5 0.4 1 80 80	Uni V V V	
Symbol Vi VoH VoL Ii	Parameter input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage High Level Inpu Current	ltage but uut Max t	$C_{CC} = Min,$ $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{IH} = Min,$ $V_{CC} = Max$ $V_{CC} = Max$	$\begin{array}{c} \text{conditions}\\ I_{I} = -12\\ I_{OH} = Ma\\ V_{IH} = Min\\ I_{OL} = Ma\\ V_{IL} = Max\\ V_{IL} = Max\\ V_{IL} = Max\\ Otil\\ Clc\\ Clc\\ Clc\\ Clc\\ Clc\\ Clc\\ Clc\\ Cl$	mA ax 1 X X V Dock able T her	Min	(N	Гур ote 2) 3.4	Max -1.5 0.4 1 80 80 40	Unli V V M Au	
Symbol V _I Vон VoL II IIH	Parameter input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage High Level Input Current Low Level Input Current	ltage but uut Max t	C $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{IH} = Min,$ $V_{IH} = Min,$ $V_{CC} = Max$ $V_{CC} = Max$ $V_{1} = 2.4 V$ $V_{CC} = Max$ $V_{1} = 0.4 V$	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	mA mA ax h xx xx xx xv vv vv vv vv vv vv vv vv vv	Min	(N	Гур ote 2) 3.4	Max -1.5 0.4 1 80 80 40 -3.2	Unli V V M Au	
Symbol VI VOH VOL II	Parameter Input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage High Level Input Current Low Level Input Current Short Circuit	ltage but uut Max t	C $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{IH} = Min,$ $V_{IH} = Min,$ $V_{CC} = Max$ $V_{CC} = Max$ $V_{1} = 2.4 V$ $V_{CC} = Max$ $V_{1} = 0.4 V$	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	mA mA ax h xx xx xx v v v v v v v v v v v v v v	Min		Гур ote 2) 3.4	Max -1.5 0.4 1 80 80 40 -3.2 -3.2	Unli V V MA مبر	
Symbol V ₁ VOH VOL II II III III III	Parameter input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage High Level Input Current Low Level Input Current Short Circuit Output Current	tage put Max t	C $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{IL} = Max,$ $V_{IC} = Max,$ $V_{CC} = Max$ $V_{I} = 2.4 V$ $V_{CC} = Max$ $V_{I} = 0.4 V$ $V_{CC} = Max$ $V_{I} = 0.4 V$	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	mA mA ax n xx xx v v v v v v v v v v v v v v v	Min 2.4		Гур ote 2) 3.4	Max -1.5 0.4 1 80 80 40 -3.2 -3.2 -1.6	Unli V V MA مبر	
Symbol V ₁ VOH VOL II II III III III	Parameter Input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage High Level Input Current Low Level Input Current Short Circuit Output Current Supply Current	tage put Max t	C $V_{CC} = Min,$ $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{IH} = Min,$ $V_{CC} = Max$ $V_{I} = 2.4 V$ $V_{CC} = Max$ $V_{I} = 0.4V$ $V_{CC} = Max$ $V_{I} = 0.4V$	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	mA mA ax n xx xx x v v v v v v v v v v v v v v	Min 2.4		Гур ote 2) 3.4	Max -1.5 0.4 1 80 80 40 -3.2 -3.2 -1.6 -57	Uni V V M A س A س	
Symbol Vi Voн VoL Ii Iiн Iiн Ios Iccн	Parameter Input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage High Level Input Current Low Level Input Current Short Circuit Output Current Supply Current Outputs High	tage put Max t t	C $V_{CC} = Min,$ $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{IL} = Min,$ $V_{CC} = Max$ $V_{CC} = Max$ $V_{I} = 2.4 V$ $V_{CC} = Max$ $V_{I} = 0.4 V$ $V_{CC} = Max$ $V_{I} = 0.4 V$	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	mA mA ax n xx xx x v v v v v v v v v v v v v v	Min 2.4		ryp ote 2) 3.4 0.2	Max -1.5 0.4 1 80 80 40 -3.2 -3.2 -1.6 -57 -57	Unii V V V	
Symbol Vi VOH VOL II IIH IIL	Parameter Input Clamp Vo High Level Outp Voltage Low Level Outp Voltage Input Current @ Input Voltage High Level Input Current Low Level Input Current Short Circuit Output Current Supply Current	tage put Max t t	C $V_{CC} = Min,$ $V_{CC} = Min,$ $V_{IL} = Max,$ $V_{CC} = Min,$ $V_{IH} = Min,$ $V_{CC} = Max$ $V_{I} = 2.4 V$ $V_{CC} = Max$ $V_{I} = 0.4V$ $V_{CC} = Max$ $V_{I} = 0.4V$	$\begin{tabular}{lllllllllllllllllllllllllllllllllll$	mA mA ax n xx xx v v v v v v v v v v v v v v v	Min 2.4		Fyp pte 2) 3.4 0.2 59	Max -1.5 0.4 1 80 80 40 -3.2 -3.2 -1.6 -57 -57 85	Uni V V m/ μ/ μ/	

Note 1: The minimum HOLD time is as specified or as long as the CLOCK input takes to rise from 0.8V to 2V, whichever is longer. Note 2: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 3: Not more than one output should be shorted at a time.

Note 4: ICCH is measured with the LOAD input high; then again with the LOAD input low, with all other inputs high and all outputs open, Note 5: ICCL Is measured with the CLOCK input high, then again with the CLOCK input low, with all other inputs low and all outputs open.

Note 6: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.


4-281


4

Symbol	Parameter	From (Input)	$R_L = 400\Omega$	Units	
	Paramotor	To (Output)	Min Max		
fMAX	Maximum Clock Frequency		25		· MH
tPLH	Propagation Delay Time Low to High Level Output	Clock to RC		27	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to RC		24	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	Clock to Q	-	20	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		23	ns
^t PLH	Propagation Delay Time Low to High Level Output	Clock to Q		21	ns
t _{PHL}	Propagation Delay Time High to Low Level Output	Clock to Q		25	ns
t _{PLH}	Propagation Delay Time Low to High Level Output	ENT to RC		15	ns
tPHL.	Propagation Delay Time High to Low Level Output	ENT to RC		16	ns
^t PHL	Propagation Delay Time High to Low Level Output	Clear to Q		36	n


- -

4-282










9316



4

4-285

