# PCI6515A Single Socket CardBus Controller with Dedicated Smart Card Socket

Data Manual

Literature Number: SCPS105 March 2005







#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	dataconverter.ti.com	Automotive	www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
		Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated

Se	ection			Page
1	PCI65	154 Feati	ures	1
2				2
~	2.1		er Functional Description	2
	2.1	2.1.1	PCI6515A Controller	2
		2.1.1	Multifunctional Terminals	2
		2.1.2	PCI Bus Power Management	2
		2.1.3	•	2
	2.2		Power Switch Interface	2
				2
	2.3		arks	3
	2.4		ent Conventions	3 4
	2.5		nd Definitions	
	2.6		g Information	4
•	2.7		I Assignments	4
3			peration	23
	3.1		Supply Sequencing	23
	3.2		racteristics	23
	3.3		ng Voltages	24
	3.4	•	ral Component Interconnect (PCI) Interface	24
		3.4.1	Device Resets	24
		3.4.2	PCI Bus Lock (LOCK)	24
		3.4.3	Serial EEPROM I <sup>2</sup> C Bus	25
		3.4.4	Function 0 (CardBus) Subsystem Identification	26
		3.4.5	Function 5 (Smart Card) Subsystem Identification	26
	3.5	PC Card	d Applications	27
		3.5.1	PC Card Insertion/Removal and Recognition	27
		3.5.2	Low Voltage CardBus Card Detection	27
		3.5.3	Card Detection	27
		3.5.4	Power Switch Interface	28
		3.5.5	Internal Ring Oscillator	29
		3.5.6	Integrated Pullup Resistors for PC Card Interface	29
		3.5.7	SPKROUT and CAUDPWM Usage	29
		3.5.8	LED Socket Activity Indicators	30
		3.5.9	CardBus Socket Registers	30
		3.5.10	48-MHz Clock Requirements	31
	3.6	Serial E	EPROM Interface	31
		3.6.1	Serial-Bus Interface Implementation	31
		3.6.2	Accessing Serial-Bus Devices Through Software	31
		3.6.3	Serial-Bus Interface Protocol	32
		3.6.4	Serial-Bus EEPROM Application	34
	3.7	Program	nmable Interrupt Subsystem	35
		3.7.1	PC Card Functional and Card Status Change Interrupts	35
		3.7.2	Interrupt Masks and Flags	37
		3.7.3	Using Parallel IRQ Interrupts	37
		3.7.4	Using Parallel PCI Interrupts	38
		3.7.5	Using Serialized IRQSER Interrupts	38
		3.7.6	SMI Support in the PCI6515A Controller	39

## Contents

Contents
----------

Se	ection		Page
	3.8	Power Management Overview	39
		3.8.1 Integrated Low-Dropout Voltage Regulator (LDO-VR)	40
		3.8.2 CardBus (Function 0) Clock Run Protocol	40
		3.8.3 CardBus PC Card Power Management	41
		3.8.4 16-Bit PC Card Power Management	41
		3.8.5 Suspend Mode	41
		3.8.6 Requirements for Suspend Mode	42
		3.8.7 Ring Indicate	42
		3.8.8 PCI Power Management	43
		3.8.9 CardBus Bridge Power Management	44
		3.8.10 ACPI Support	45
		3.8.11 Master List of PME Context Bits and Global Reset-Only Bits	45
4	PC Ca	rd Controller Programming Model	47
	4.1	PCI Configuration Register Map (Function 0)	47
	4.2	Vendor ID Register	48
	4.3	Device ID Register Function 0	48
	4.4	Command Register	49
	4.5	Status Register	50
	4.6	Revision ID Register	51
	4.7	Class Code Register	51
	4.8	Cache Line Size Register	51
	4.9	Latency Timer Register	51
	4.10	Header Type Register	51
	4.11	BIST Register	52
	4.12	CardBus Socket Registers/ExCA Base Address Register	52
	4.13	Capability Pointer Register	52
	4.14	Secondary Status Register	53
	4.15	PCI Bus Number Register	53
	4.16	CardBus Bus Number Register	54
	4.17	Subordinate Bus Number Register	54
	4.18	CardBus Latency Timer Register	54
	4.19	CardBus Memory Base Registers 0, 1	55
	4.20	CardBus Memory Limit Registers 0, 1	55
	4.21	CardBus I/O Base Registers 0, 1	56
	4.22	CardBus I/O Limit Registers 0, 1	56
	4.23	Interrupt Line Register	57
	4.24	Interrupt Pin Register	57
	4.25	Bridge Control Register	58
	4.26	Subsystem Vendor ID Register	59
	4.27	Subsystem ID Register	59
	4.28	PC Card 16-Bit I/F Legacy-Mode Base-Address Register	59
	4.29	System Control Register	60
	4.30	General Control Register	63
	4.31	General-Purpose Event Status Register	64
	4.32	General-Purpose Event Enable Register	64
	4.33	General-Purpose Input Register	65
	4.34	General-Purpose Output Register	65
	4.35	Multifunction Routing Status Register	66

	4.36	Retry Status Register
	4.37	Card Control Register
	4.38	Device Control Register
	4.39	Diagnostic Register
	4.40	Capability ID Register
	4.41	Next Item Pointer Register
	4.42	Power Management Capabilities Register
	4.43	Power Management Control/Status Register
	4.44	Power Management Control/Status Bridge Support Extensions Register
	4.45	Power-Management Data Register
	4.46	Serial Bus Data Register
	4.40	Serial Bus Index Register
	4.47	Serial Bus Slave Address Register
	4.49	
5		Serial Bus Control/Status Register
5		Compatibility Registers (Function 0)
	5.1	ExCA Identification and Revision Register
	5.2	ExCA Interface Status Register
	5.3	ExCA Power Control Register
	5.4	ExCA Interrupt and General Control Register
	5.5	ExCA Card Status-Change Register
	5.6	ExCA Card Status-Change Interrupt Configuration Register
	5.7	ExCA Address Window Enable Register
	5.8	ExCA I/O Window Control Register
	5.9	ExCA I/O Windows 0 and 1 Start-Address Low-Byte Registers
	5.10	ExCA I/O Windows 0 and 1 Start-Address High-Byte Registers
	5.11	ExCA I/O Windows 0 and 1 End-Address Low-Byte Registers
	5.12	ExCA I/O Windows 0 and 1 End-Address High-Byte Registers
	5.13	ExCA Memory Windows 0–4 Start-Address Low-Byte Registers
	5.14	ExCA Memory Windows 0–4 Start-Address High-Byte Registers
	5.15	ExCA Memory Windows 0–4 End-Address Low-Byte Registers
	5.16	ExCA Memory Windows 0–4 End-Address High-Byte Registers
	5.17	ExCA Memory Windows 0–4 Offset-Address Low-Byte Registers
	5.18	ExCA Memory Windows 0–4 Offset-Address High-Byte Registers
	5.19	ExCA Card Detect and General Control Register
	5.20	ExCA Global Control Register
	5.21	ExCA I/O Windows 0 and 1 Offset-Address Low-Byte Registers
	5.22	ExCA I/O Windows 0 and 1 Offset-Address High-Byte Registers
	5.23	ExCA Memory Windows 0–4 Page Registers
6	CardE	Sus Socket Registers (Function 0)
	6.1	Socket Event Register
	6.2	Socket Mask Register
	6.3	Socket Present State Register
	6.4	Socket Force Event Register
	6.5	Socket Control Register
	6.6	Socket Power Management Register

Section

7	Smart	Card Controller Programming Model	104
	7.1	Vendor ID Register	104
	7.2	Device ID Register	105
	7.3	Command Register	105
	7.4	Status Register	106
	7.5	Class Code and Revision ID Register	107
	7.6	Latency Timer and Class Cache Line Size Register	107
	7.7	Header Type and BIST Register	108
	7.8	Smart Card Base Address Register	108
	7.9	Subsystem Vendor Identification Register	109
	7.10	Subsystem Identification Register	109
	7.11	Capabilities Pointer Register	109
	7.12	Interrupt Line Register	109
	7.13	Interrupt Pin Register	110
	7.14	Minimum Grant Register	110
	7.15	Maximum Latency Register	111
	7.16	Capability ID and Next Item Pointer Registers	111
	7.17	Power Management Capabilities Register	112
	7.18	Power Management Control and Status Register	113
	7.19	Power Management Bridge Support Extension Register	113
	7.20	Power Management Data Register	113
	7.21	General Control Register	114
	7.22	Subsystem Access Register	114
	7.23	Smart Card Configuration 1 Register	115
8	Electri	cal Characteristics	116
	8.1	Absolute Maximum Ratings Over Operating Temperature Ranges	116
	8.2	Recommended Operating Conditions	116
	8.3	Electrical Characteristics Over Recommended Operating Conditions	118
	8.4	PCI Clock/Reset Timing Requirements Over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature	119
	8.5	PCI Timing Requirements Over Recommended Ranges of Supply Voltage and Operating Free-	Air
		Temperature	119
	8.6	Smart Card Timing Specifications Over Recommended Operating Conditions	119
	8.7	Reset Timing	121
9	Mecha	nical Data	122

Page

## List of Figures

Figure		Page
2–1	PCI6515A GHK/ZHK-Package Terminal Diagram	5
3–1	PCI6515A System Block Diagram	23
3–2	3-State Bidirectional Buffer	24
3–3	Serial ROM Application	26
3–4	SPKROUT Connection to Speaker Driver	30
3–5	Sample LED Circuit	30
3–6	Serial-Bus Start/Stop Conditions and Bit Transfers	32
3–7	Serial-Bus Protocol Acknowledge	32
3–8	Serial-Bus Protocol—Byte Write	33
3–9	Serial-Bus Protocol—Byte Read	33
3–10	EEPROM Interface Doubleword Data Collection	33
3–11	IRQ Implementation	38
3–12	System Diagram Implementing CardBus Device Class Power Management	40
3–13	Signal Diagram of Suspend Function	42
3–14	RI_OUT Functional Diagram	43
3–15	Block Diagram of a Status/Enable Cell	45
5–1	ExCA Register Access Through I/O	78
5–2	ExCA Register Access Through Memory	78
6–1	Accessing CardBus Socket Registers Through PCI Memory	96
8–1	Cold Reset Sequence	120
8–2	Warm Reset Sequence	120
8–3	Contact Deactivation Sequence	121
8–4	Reset Timing Diagram	121

Tables

## **List of Tables**

Table		Page
2–1	Terms and Definitions	4
2–2	Signal Names by GHK Terminal Number	6
2–3	CardBus PC Card Signal Names Sorted Alphabetically	9
2–4	16-Bit PC Card Signal Names Sorted Alphabetically	11
2–5	Power Supply Terminals	12
2–6	PC Card Power Switch Terminals	13
2–7	PCI System Terminals	13
2–8	PCI Address and Data Terminals	14
2–9	PCI Interface Control Terminals	15
2–10	Multifunction and Miscellaneous Terminals	16
2–11	16-Bit PC Card Address and Data Terminals	17
2–12	16-Bit PC Card Interface Control Terminals	18
2–13	CardBus PC Card Interface System Terminals	19
2–14	CardBus PC Card Address and Data Terminals	20
2–15	CardBus PC Card Interface Control Terminals	21
2–16	Smart Card Terminals	22
3–1	PC Card—Card Detect and Voltage Sense Connections	28
3–2	TPS2228 Control Logic—xVPP/VCORE	28
3–3	TPS2228 Control Logic—xVCC	29
3–4	TPS2226 Control Logic—xVPP	29
3–5	TPS2226 Control Logic—xVCC	29
3–6	CardBus Socket Registers	31
3–7	PCI6515A Registers Used to Program Serial-Bus Devices	32
3–8	EEPROM Loading Map	34
3–9	Interrupt Mask and Flag Registers	36
3–10	PC Card Interrupt Events and Description	36
3–11	Interrupt Pin Register Cross Reference	38
3–12	SMI Control	39
3–13	Requirements for Internal/External 1.5-V Core Power Supply	40
3–14	Power-Management Registers	44
3–15	Function 5 Power-Management Registers	44
4–1	Bit Field Access Tag Descriptions	47
4–2	Function 0 PCI Configuration Register Map	47
4–3	Command Register Description	49
4–4	Status Register Description	50
4–5	Secondary Status Register Description	53
4–6	Interrupt Pin Register Cross Reference	57
4–7	Bridge Control Register Description	58
4–8	System Control Register Description	60
4–9	General Control Register Description	63
4–10	General-Purpose Event Status Register Description	64
4–11	General-Purpose Event Enable Register Description	64
4–12	General-Purpose Input Register Description	65
4–13	General-Purpose Output Register Description	65
4–14	Multifunction Routing Status Register Description	66
4–15	Retry Status Register Description	67
4–16	Card Control Register Description	68

#### Table

4–17	Device Control Register Description	69
4–18	Diagnostic Register Description	70
4–19	Power Management Capabilities Register Description	71
4–20	Power Management Control/Status Register Description	72
4–21	Power Management Control/Status Bridge Support Extensions Register Description	73
4–22	Serial Bus Data Register Description	74
4–23	Serial Bus Index Register Description	74
4–24	Serial Bus Slave Address Register Description	75
4–25	Serial Bus Control/Status Register Description	76
5–1	ExCA Registers and Offsets	79
5–2	ExCA Identification and Revision Register Description	81
5–3	ExCA Interface Status Register Description	82
5–4	ExCA Power Control Register Description—82365SL Support	83
5–5	ExCA Power Control Register Description—82365SL-DF Support	83
5–6	ExCA Interrupt and General Control Register Description	84
5–7	ExCA Card Status-Change Register Description	85
5–8	ExCA Card Status-Change Interrupt Configuration Register Description	86
5–9	ExCA Address Window Enable Register Description	87
5–10	ExCA I/O Window Control Register Description	88
5–11	ExCA Memory Windows 0–4 Start-Address High-Byte Registers Description	90
5–12	ExCA Memory Windows 0–4 End-Address High-Byte Registers Description	91
5–13	ExCA Memory Windows 0–4 Offset-Address High-Byte Registers Description	92
5–14	ExCA Card Detect and General Control Register Description	93
5–15	ExCA Global Control Register Description	94
6–1	CardBus Socket Registers	96
6–2	Socket Event Register Description	97
6–3	Socket Mask Register Description	98
6–4	Socket Present State Register Description	99
6–5	Socket Force Event Register Description	101
6–6	Socket Control Register Description	102
6–7	Socket Power Management Register Description	103
7–1	Function 5 Configuration Register Map	104
7–2	Command Register Description	105
7–3	Status Register Description	106
7–4	Class Code and Revision ID Register Description	107
7–5	Latency Timer and Class Cache Line Size Register Description	107
7–6	Header Type and BIST Register Description	108
7–7	Smart Card Base Address Register Description	108
7–8	PCI Interrupt Pin Register	110
7–9	Minimum Grant Register Description	110
7–10	Maximum Latency Register Description	111
7–11	Capability ID and Next Item Pointer Registers Description	111
7–12	Power Management Capabilities Register Description	112
7–13	Power Management Control and Status Register Description	113
7–14	General Control Register	114
7–15	Subsystem Access Register Description	114
7–16	Smart Card Configuration 1 Register Description	115
-		

(This page has been left blank intentionally.)

## 1 PCI6515A Features

- PC Card Standard 8.1 Compliant
- PCI Bus Power Management Interface Specification 1.1 Compliant
- Advanced Configuration and Power Interface (ACPI) Specification 2.0 Compliant
- PCI Local Bus Specification Revision 2.3 Compliant
- PC 98/99 and PC2001 Compliant
- Windows Logo Program 2.0 Compliant
- PCI Bus Interface Specification for PCI-to-CardBus Bridges
- 1.5-V Core Logic and 3.3-V I/O Cells with Internal Voltage Regulator to Generate 1.5-V Core V<sub>CC</sub>
- Universal PCI Interfaces Compatible with 3.3-V and 5-V PCI Signaling Environments
- Supports PC Card or CardBus with Hot Insertion and Removal
- Supports 132-MBps Burst Transfers to Maximize Data Throughput on Both the PCI Bus and the CardBus

- Supports Serialized IRQ with PCI Interrupts
- Programmable Multifunction Terminals
- Many Interrupt Modes Supported
- Serial ROM Interface for Loading Subsystem ID and Subsystem Vendor ID
- ExCA-Compatible Registers Are Mapped in Memory or I/O Space
- Intel 82365SL-DF Register Compatible
- Supports Ring Indicate, SUSPEND, and PCI CLKRUN Protocols and PCI Bus Lock (LOCK)
- Provides VGA/Palette Memory and I/O, and Subtractive Decoding Options, LED Activity Terminals
- Compliant with Intel Mobile Power Guideline 2000
- PCI Power-Management D0, D1, D2, and D3 Power States
- Advanced Submicron, Low-Power CMOS Technology

MicroStar BGA is a trademark of Texas Instruments. Other trademarks are the property of their respective owners.

### 2 Introduction

The Texas Instruments PCI6515A controller is an integrated, single-socket, PC Card controller and Smart Card controller. This high-performance integrated solution provides the latest in PC Card and Smart Card technology.

#### 2.1 Controller Functional Description

#### 2.1.1 PCI6515A Controller

The PCI6515A controller is a two-function PCI controller compliant with *PCI Local Bus Specification*, Revision 2.3.

Function 0 provides an independent PC Card socket controllers compliant with the *PC Card Standard* (Release 8.1). The controller provides features that make it the best choice for bridging between the PCI bus and PC Cards, and supports 16-bit, CardBus, or USB custom card interface PC Cards, powered at 5 V or 3.3 V, as required.

All card signals are internally buffered to allow hot insertion and removal without external buffering. The controller is register compatible with the Intel 82365SL-DF ExCA controller. The internal data path logic allows the host to access 8-, 16-, and 32-bit cards using full 32-bit PCI cycles for maximum performance. Independent buffering and a pipeline architecture provide an unsurpassed performance level with sustained bursting. The controller can be programmed to accept posted writes to improve bus utilization.

Function 5 of the PCI6515A controller is a PCI-based Smart Card controller used for communication with Smart Cards inserted in PC Card adapters or the dedicated Smart Card socket. Utilizing Smart Card technology from Gemplus, this function provides compatibility with many different types of Smart Cards.

#### 2.1.2 Multifunctional Terminals

Various implementation-specific functions and general-purpose inputs and outputs are provided through eight multifunction terminals. These terminals present a system with options in PCI LOCK, serial and parallel interrupts, PC Card activity indicator LEDs, and other platform-specific signals. PCI-compliant general-purpose events may be programmed and controlled through the multifunction terminals, and an ACPI-compliant programming interface is included for the general-purpose inputs and outputs.

#### 2.1.3 PCI Bus Power Management

The controller is compliant with the latest *PCI Bus Power Management Specification*, and provides several low-power modes, which enable the host power system to further reduce power consumption.

#### 2.1.4 Power Switch Interface

The controller also has a three-pin serial interface compatible with the Texas Instruments TPS2228 (default), TPS2226, TPS2224, TPS2223A, and TPS2220 power switches. All five power switches provide power to the CardBus socket on the controller. The power to the dedicated Smart Card socket is controlled through a separate power control pin that can control an external 5-V power switch or it may be configured to source power through BVPP of a dual-socket PCMCIA power switch.

#### 2.2 Related Documents

- Advanced Configuration and Power Interface (ACPI) Specification (Revision 2.0)
- PC Card Standard (Release 8.1)
- PCI Bus Power Management Interface Specification (Revision 1.1)
- Serial Bus Protocol 2 (SBP-2)

- Serialized IRQ Support for PCI Systems
- PCI Mobile Design Guide
- PCI Bus Power Management Interface Specification for PCI to CardBus Bridges
- PCI14xx Implementation Guide for D3 Wake-Up
- PCI to PCMCIA CardBus Bridge Register Description
- Texas Instruments TPS2224 and TPS2226 product data sheet, SLVS317
- Texas Instruments TPS2223A product data sheet, SLVS428
- Texas Instruments TPS2228 product data sheet, SLVS419
- PCI Local Bus Specification (Revision 2.3)
- PCMCIA Proposal (262)
- ISO Standards for Identification Cards ISO/IEC 7816

#### 2.3 Trademarks

Intel is a trademark of Intel Corporation.

TI and MicroStar BGA are trademarks of Texas Instruments.

Other trademarks are the property of their respective owners.

#### 2.4 Document Conventions

Throughout this data manual, several conventions are used to convey information. These conventions are listed below:

- 1. To identify a binary number or field, a lower case b follows the numbers. For example: 000b is a 3-bit binary field.
- 2. To identify a hexadecimal number or field, a lower case h follows the numbers. For example: 8AFh is a 12-bit hexadecimal field.
- 3. All other numbers that appear in this document that do not have either a b or h following the number are assumed to be decimal format.
- 4. If the signal or terminal name has a bar above the name (for example, GRST), then this indicates the logical NOT function. When asserted, this signal is a logic low, 0, or 0b.
- 5. RSVD indicates that the referenced item is reserved.
- 6. In Sections 4 through 7, the configuration space for the controller is defined. For each register bit, the software access method is identified in an access column. The legend for this access column includes the following entries:
  - r read-only access
  - ru read-only access with updates by the controller internal hardware
  - rw read and write access

rcu – read access with the option to clear an asserted bit with a write-back of 1b including updates by the controller internal hardware.

#### 2.5 Terms and Definitions

Terms and definitions used in this document are given in Table 2–1.

TERM	DEFINITIONS	
AT	AT (advanced technology, as in PC AT) attachment interface	
CIS	Card information structure. Tuple list defined by the PC Card standard to communicate card information to the host computer	
CSR	Control and status register	
ISO/IEC 7816	The Smart Card standard	
PCMCIA	Personal Computer Memory Card International Association. Standards body that governs the PC Card standards	
RSVD	Reserved for future use	
Smart Card	The name applied to ID cards containing integrated circuits, as defined by ISO/IEC 7816-1	
TI Smart Card driver		

Table 2–1. Terms and Definitions

#### 2.6 Ordering Information

ORDERING NUMBER	NAME	PACKAGE	COMMENT
PCI6515AGHK	Single Socket CardBus Controller With Dedicated Smart Card Socket	257-ball PBGA	Standard lead (Pb) device
PCI6515AZHK	Single Socket CardBus Controller With Dedicated Smart Card Socket	257-ball PBGA	Lead-free (Pb-free) device

For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI website at <u>www.ti.com</u>.

#### 2.7 Terminal Assignments

The PCI6515A controller is available in the 257-terminal MicroStar BGA<sup>™</sup> package (GHK) or the 257-terminal lead-free (Pb, atomic number 82) MicroStar BGA<sup>™</sup> package (ZHK). Figure 2–1 is a pin diagram of the PCI6515A package.

W		NC	NC	AD16	TRDY	SERR	AD15	VCCP	AD11	C/BE0	AD4	TEST3	NC	NC	NC	NC	NC	NC	
v	NC	NC	NC	NC	IRDY	STOP	C/BE1	AD12	AD10	AD7	AD3	TEST2	NC	NC	NC	NC	NC	NC	NC
U	NC	NC	NC	NC	C/BE2	DEVSEL	PAR	AD13	AD9	AD6	AD2	TEST1	GND	GND	VCC	NC	NC	GND	VCC
т	AD18	AD17	NC		1					1		1				1	NC	NC	NC
R	AD22	AD21	AD19			FRAME	PERR	AD14	AD8	AD5	AD0	RSVD	NC	GND			GND	NC	NC
Ρ	VCCP	C/BE3	AD23		AD20	VCC	GND	VCC	GND	VCC	AD1	TESTO	VCC	vcc	VR_ PORT		TEST4	NC	A_CAD0 //A_D3
N	AD26	AD25	AD24		IDSEL	GND								NC	A_CCD1 //A_CD1		A_CAD2 //A_D11	A_CAD1 //A_D4	A_CAD4 //A_D12
м	AD31	AD30	AD29		AD27	AD28								GND	A_CAD3 //A_D5		A_CAD6 //A_D13	A_CAD5 //A_D6	A_RSVD //A_D14
L	PCLK	GNT	REQ		RI_OUT //PME	VCC								vcc	A_CAD9 //A_A10		A_CC/BE0 //A_CE1	A_CAD8 //A_D15	A_CAD7 //A_D7
к	VR_PORT	VR_EN	PRST		GRST	GND								GND	A_CAD12 //A_A11		A_CAD11 //A_OE	A_CAD10 //A_CE2	VR_PORT
J	MFUNC4	MFUNC5	MFUNC6		SUSPEND	VCC								vcc	A_CAD14 //A_A9		A_CAD15 //A_IOWR		VCCA
н	MFUNC3	MFUNC2	SPKROUT		MFUNC1	GND								A_CPAR //A_A13	A_CBLOCK //A_A19		A_RSVD //A_A18	A_CC/BE1 //A_A8	A_CAD16 //A_A17
G	MFUNC0	SCL	SDA		SC_PWR _CTRL	SC_VCC _5V								GND	A_CTRDY //A_A22		A_CGNT //A_WE	A_CSTOP //A_A20	A_CPERR //A_A14
F	CLK_48	SC_OC	SC_CD		SC_RST	VCC	GND	NC	VCC	GND	A_CAD29 //A_D1	VCC	GND	VCC	A_CAD17 //A_A24		A_CIRDY //A_A15	A_CCLK //A_A16	A_CDEVSEL //A_A21
Е	SC_DATA	SC_CLK	SC_FCB		NC	SC_ GPIO3	NC	NC	NC	A_USB_EN	A_CAD28 //A_D8	A_CINT// A_READY (IREQ)	A_CC/BE3 //A_REG	A_CAD21 //A_A5		]	A_CAD18 //A_A7	A_CC/BE2 //A_A12	A_CFRAME //A_A23
D	SC_RFU	NC	NC		L	I			<u> </u>	<u> </u>	<u> </u>		<u> </u>	<u> </u>	J		NC	NC	A_CAD19 //A_A25
с	NC	NC	NC	NC	SC_ GPIO2	SC_ GPIO6	NC	NC	LATCH	A_CAD31 //A_D10	A_CAD27 //A_D0	A_CSERR //A_WAIT	A_CAD25 //A_A1	A_CREQ //A_INPACK	A_CRST //A_RESET	NC	NC	NC	NC
в	NC	NC	NC	SC_ GPIO0	SC_ GPIO4	NC	NC	NC	DATA	A_RSVD //A_D2	A_CCD2 //A_CD2	A_CAUDIO //A_BVD2 (SPKR)	A_CAD26 //A_A0	A_CAD23 //A_A3	A_CAD22 //A_A4	A_CVS2 //A_VS2	NC	NC	NC
Α		NC	NC	SC GPIO1	SC_ GPIO5	NC	NC	NC	СГОСК	A_CAD30 //A_D9	A_CCLKRUN //A_WP (IOIS16)	A_CSTSCHG //A_BVD1 (STSCHG/RI)	A_CVS1 //A_VS1	A_CAD24 //A_A2	VCCA	A_CAD20 //A_A6	NC	NC	
	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19

#### Figure 2–1. PCI6515A GHK/ZHK-Package Terminal Diagram

Table 2–2 lists the terminal assignments arranged in terminal-number order, with corresponding signal names for both CardBus and 16-bit PC Cards for the PCI6515A GHK package. Table 2–3 and Table 2–4 list the terminal assignments arranged in alphanumerical order by signal name, with corresponding terminal numbers for the GHK package; Table 2–3 is for CardBus signal names and Table 2–4 is for 16-bit PC Card signal names.

Terminal E5 on the GHK package is an identification ball used for device orientation.

TERMINAL	SIGNA	LNAME	TERMINAL	SIGNAL NAME			
NUMBER	CardBus PC Card	16-Bit PC Card	NUMBER	CardBus PC Card	16-Bit PC Card NC		
A02	NC	NC	C03	NC			
A03	NC	NC	C04	NC	NC		
A04	SC_GPIO1	SC_GPIO1	C05	SC_GPIO2	SC_GPIO2		
A05	SC_GPIO5	SC_GPIO5	C06	SC_GPIO6	SC_GPIO6		
A06	NC	NC	C07	NC	NC		
A07	NC	NC	C08	NC	NC		
A08	NC	NC	C09	LATCH	LATCH		
A09	CLOCK	CLOCK	C10	A_CAD31	A_D10		
A10	A_CAD30	A_D9	C11	A_CAD27	A_D0		
A11	A_CCLKRUN	A_WP(IOIS16)	C12	A_CSERR	A_WAIT		
A12	A_CSTSCHG	A_BVD1(STSCHG/RI)	C13	A_CAD25	A_A1		
A13	A_CVS1	A_VS1	C14	A_CREQ	A_INPACK		
A14	A_CAD24	A_A2	C15	A_CRST	A_RESET		
A15	VCCA	VCCA	C16	NC	NC		
A16	A_CAD20	A_A6	C17	NC	NC		
A17	NC	NC	C18	NC	NC		
A18	NC	NC	C19	NC	NC		
B01	NC	NC	D01	SC_RFU	SC_RFU		
B02	NC	NC	D02	NC	NC		
B03	NC	NC	D03	NC	NC		
B04	SC_GPIO0	SC_GPIO0	D17	NC	NC		
B05	SC_GPIO4	SC_GPIO4	D18	NC	NC		
B06	NC	NC	D19	A_CAD19	A_A25		
B07	NC	NC	E01	SC_DATA	SC_DATA		
B08	NC	NC	E02	SC_CLK	SC_CLK		
B09	DATA	DATA	E03	SC_FCB	SC_FCB		
B10	A_RSVD	A_D2	E06	SC_GPIO3	SC_GPIO3		
B11	A_CCD2	A_CD2	E07	NC	NC		
B12	A_CAUDIO	A_BVD2(SPKR)	E08	NC	NC		
B13	A_CAD26	A_A0	E09	NC	NC		
B14	A_CAD23	A_A3	E10	A_USB_EN	A_USB_EN		
B15	A_CAD22	A_A4	E11	A_CAD28	A_D8		
B16	A_CVS2	A_VS2	E12	A_CINT	A_READY(IREQ)		
B17	NC	NC	E13	A_CC/BE3	A_REG		
B18	NC	NC	E14	A_CAD21	A_A5		
B19	NC	NC	E17	A_CAD18	A_A7		
C01	NC	NC	E18	A_CC/BE2	A_A12		
C02	NC	NC	E19	A_CFRAME	A_A23		

Table 2–2. Signal Names by GHK Terminal Number

TERMINAL	SIGNAL	NAME	TERMINAL	SIGNAL NAME			
NUMBER	CardBus PC Card	16-Bit PC Card	NUMBER	CardBus PC Card	16-Bit PC Card		
F01	CLK_48	CLK_48	J18	A_CAD13	A_IORD		
F02	SC_OC	SC_OC	J19	VCCA	VCCA		
F03	SC_CD SC_CD		K01	VR_PORT	VR_PORT		
F05	SC_RST	SC_RST	K02	VR_EN	VR_EN		
F06	V <sub>CC</sub>	VCC	K03	PRST	PRST		
F07	GND	GND	K05	GRST	GRST		
F08	NC	NC	K06	GND	GND		
F09	V <sub>CC</sub>	VCC	K14	GND	GND		
F10	GND	GND	K15	A_CAD12	A_A11		
F11	A_CAD29	A_D1	K17	A_CAD11	A_OE		
F12	V <sub>CC</sub>	V <sub>CC</sub>	K18	A_CAD10	A_CE2		
F13	GND	GND	K19	VR_PORT	VR_PORT		
F14	V <sub>CC</sub>	VCC	L01	PCLK	PCLK		
F15	A_CAD17	A_A24	L02	GNT	GNT		
F17	A_CIRDY	A_A15	L03	REQ	REQ		
F18	A_CCLK	A_A16	L05	RI_OUT/PME	RI_OUT/PME		
F19	A_CDEVSEL	A_A21	L06	V <sub>CC</sub>	VCC		
G01	MFUNC0	MFUNC0	L14	VCC	VCC		
G02	SCL	SCL	L15	A_CAD9	A_A10		
G03	SDA	SDA	L17	A_CC/BE0	A_CE1		
G05	SC_PWR_CTRL	SC_PWR_CTRL	L18	A_CAD8	A_D15		
G06	SC_VCC_5V	SC_VCC_5V	L19	A_CAD7	A_D7		
G14	GND	GND	M01	AD31	AD31		
G15	A_CTRDY	A_A22	M02	AD30	AD30		
G17	A_CGNT	A_WE	M03	AD29	AD29		
G18	A_CSTOP	A_A20	M05	AD27	AD27		
G19	A_CPERR	A_A14	M06	AD28	AD28		
H01	MFUNC3	MFUNC3	M14	GND	GND		
H02	MFUNC2	MFUNC2	M15	A_CAD3	A_D5		
H03	SPKROUT	SPKROUT	M17	A_CAD6	A_D13		
H05	MFUNC1	MFUNC1	M18	A_CAD5	A_D6		
H06	GND	GND	M19	A_RSVD	A_D14		
H14	A_CPAR	A_A13	N01	AD26	AD26		
H15	A_CBLOCK	A_A19	N02	AD25	AD25		
H17	A_RSVD	A_A18	N03	AD24	AD24		
H18	A_CC/BE1	A_A8	N05	IDSEL	IDSEL		
H19	A_CAD16	A_A17	N06	GND	GND		
J01	MFUNC4	MFUNC4	N14	NC	NC		
J02	MFUNC5	MFUNC5	N15	A_CCD1	A_CD1		
J03	MFUNC6	MFUNC6	N17	A_CAD2	A_D11		
J05	SUSPEND	SUSPEND	N18	A_CAD1	A_D4		
J06	Vcc	VCC	N19	A_CAD4	A_D12		
J14	V <sub>CC</sub>	VCC	P01	VCCP	VCCP		
J15	A_CAD14	A_A9	P02	C/BE3	C/BE3		
J17	A_CAD15	A_IOWR	P03	AD23	AD23		

 Table 2–2.
 Signal Names by GHK Terminal Number (Continued)

TERMINAL	SIGNAL	NAME	TERMINAL	SIGNAL NAME			
NUMBER	CardBus PC Card	16-Bit PC Card	NUMBER	CardBus PC Card	16-Bit PC Card		
P05	AD20	AD20	U11	AD2	AD2		
P06	VCC	VCC	U12	TEST1	TEST1		
P07	GND	GND	U13	GND	GND		
P08	VCC	VCC	U14	GND	GND		
P09	GND	GND	U15	VCC	VCC		
P10	VCC	VCC	U16	NC	NC		
P11	AD1	AD1	U17	NC	NC		
P12	TEST0	TEST0	U18	GND	GND		
P13	VCC	VCC	U19	VCC	VCC		
P14	VCC	VCC	V01	NC	NC		
P15	VR_PORT	VR_PORT	V02	NC	NC		
P17	TEST4	TEST4	V03	NC	NC		
P18	NC	NC	V04	NC	NC		
P19	A_CAD0	A_D3	V05	IRDY	IRDY		
R01	AD22	AD22	V06	STOP	STOP		
R02	AD21	AD21	V07	C/BE1	C/BE1		
R03	AD19	AD19	V08	AD12	AD12		
R06	FRAME	FRAME	V09	AD10	AD10		
R07	PERR	PERR	V10	AD7	AD7		
R08	AD14	AD14	V11	AD3	AD3		
R09	AD8	AD8	V12	TEST2	TEST2		
R10	AD5	AD5	V13	NC	NC		
R11	AD0	AD0	V14	NC	NC		
R12	RSVD	RSVD	V15	NC	NC		
R13	NC	NC	V16	NC	NC		
R14	GND	GND	V17	NC	NC		
R17	GND	GND	V18	NC	NC		
R18	NC	NC	V19	NC	NC		
R19	NC	NC	W02	NC	NC		
T01	AD18	AD18	W03	NC	NC		
T02	AD17	AD17	W04	AD16	AD16		
T02	NC	NC	W05	TRDY	TRDY		
T17	NC	NC	W06	SERR	SERR		
T18	NC	NC	W07	AD15	AD15		
T19	NC	NC	W08	VCCP	VCCP		
U01	NC	NC	W09	AD11	AD11		
U02	NC	NC	W10	C/BE0	C/BE0		
U03	NC	NC	W11	AD4	AD4		
U04	NC	NC	W12	TEST3	TEST3		
U05	C/BE2	C/BE2	W12	NC	NC		
U06	DEVSEL	DEVSEL	W18	NC	NC		
U07	PAR	PAR	W14 W15	NC	NC		
U08	AD13	AD13	W15	NC	NC		
U09	AD13	AD13	W18 W17	NC	NC		
U10	AD9 AD6	AD9 AD6	W17	NC	NC		

Table 2–2. Signal Names by GHK Terminal Number (Continued)

SIGNAL NAME	TERMINAL NUMBER	SIGNAL NAME	TERMINAL NUMBER	SIGNAL NAME	TERMINAL	SIGNAL NAME	TERMINAL NUMBER
AD0	R11	A_CAD11	K17	A_CTRDY	G15	MFUNC6	J03
AD1	P11	A_CAD12	K15	A_CVS1	A13	NC	A02
AD2	U11	A_CAD13	J18	A_CVS2	B16	NC	A03
AD3	V11	A_CAD14	J15	A_RSVD	B10	NC	A06
AD4	W11	A_CAD15	J17	A_RSVD	H17	NC	A07
AD5	R10	A_CAD16	H19	A_RSVD	M19	NC	A08
AD6	U10	A_CAD17	F15	A_USB_EN	E10	NC	A17
AD7	V10	A_CAD18	E17	C/BE0	W10	NC	A18
AD8	R09	A_CAD19	D19	C/BE1	V07	NC	B01
AD9	U09	A_CAD20	A16	C/BE2	U05	NC	B02
AD10	V09	A_CAD21	E14	C/BE3	P02	NC	B03
AD11	W09	A_CAD22	B15	CLK_48	F01	NC	B06
AD12	V08	A_CAD23	B14	CLOCK	A09	NC	B07
AD13	U08	A_CAD24	A14	DATA	B09	NC	B08
AD14	R08	A_CAD25	C13	DEVSEL	U06	NC	B17
AD15	W07	A_CAD26	B13	FRAME	R06	NC	B18
AD16	W04	A_CAD27	C11	GND	F07	NC	B19
AD17	T02	A_CAD28	E11	GND	F10	NC	C01
AD18	T01	A_CAD29	F11	GND	F13	NC	C02
AD19	R03	A_CAD30	A10	GND	G14	NC	C03
AD20	P05	A_CAD31	C10	GND	H06	NC	C04
AD21	R02	A_CAUDIO	B12	GND	K06	NC	C07
AD22	R01	A_CBLOCK	H15	GND	K14	NC	C08
AD23	P03	A_CC/BE0	L17	GND	M14	NC	C16
AD24	N03	A_CC/BE1	H18	GND	N06	NC	C17
AD25	N02	A_CC/BE2	E18	GND	P07	NC	C18
AD26	N01	A_CC/BE3	E13	GND	P09	NC	C19
AD27	M05	A_CCD1	N15	GND	R14	NC	D02
AD28	M06	A_CCD2	B11	GND	R17	NC	D03
AD29	M03	A_CCLK	F18	GND	U13	NC	D17
AD30	M02	A_CCLKRUN	A11	GND	U14	NC	D18
AD31	M01	A_CDEVSEL	F19	GND	U18	NC	E07
A_CAD0	P19	A_CFRAME	E19	GNT	L02	NC	E08
A_CAD1	N18	A_CGNT	G17	GRST	K05	NC	E09
A_CAD2	N17	A_CINT	E12	IDSEL	N05	NC	F08
A_CAD3	M15	A_CIRDY	F17	IRDY	V05	NC	N14
A_CAD4	N19	A_CPAR	H14	LATCH	C09	NC	P18
A_CAD5	M18	A_CPERR	G19	MFUNC0	G01	NC	R13
A_CAD6	M17	A_CREQ	C14	MFUNC1	H05	NC	R18
A_CAD7	L19	A_CRST	C15	MFUNC2	H02	NC	R19
A_CAD8	L18	 A_CSERR	C12	MFUNC3	H01	NC	T03
A_CAD9	L15	A_CSTOP	G18	MFUNC4	J01	NC	T17
A_CAD10	K18	A_CSTSCHG	A12	MFUNC5	J02	NC	T18

Table 2–3. CardBus PC Card Signal Names Sorted Alphabetically

	Table 2–3. 0	CardBus PC C	ard Signal N	ames Sorted Al	phabetically	(Continued)	
SIGNAL NAME	TERMINAL NUMBER	SIGNAL NAME	TERMINAL NUMBER	SIGNAL NAME	TERMINAL NUMBER	SIGNAL NAME	TERMINAL NUMBER
NC	T19	NC	W14	SC_GPIO4	B05	VCC	F12
NC	U01	NC	W15	SC_GPIO5	A05	VCC	F14
NC	U02	NC	W16	SC_GPIO6	C06	VCC	J06
NC	U03	NC	W17	SC_OC	F02	V <sub>CC</sub>	J14
NC	U04	NC	W18	SC_PWR_CTRL	G05	V <sub>CC</sub>	L06
NC	U16	PAR	U07	SC_RFU	D01	VCC	L14
NC	U17	PCLK	L01	SC_RST	F05	VCC	P06
NC	V01	PERR	R07	SC_VCC_5V	G06	VCC	P08
NC	V02	PRST	K03	SDA	G03	VCC	P10
NC	V03	REQ	L03	SERR	W06	V <sub>CC</sub>	P13
NC	V04	RI_OUT/PME	L05	SPKROUT	H03	V <sub>CC</sub>	P14
NC	V13	RSVD	R12	STOP	V06	VCC	U15
NC	V14	SCL	G02	SUSPEND	J05	VCC	U19
NC	V15	SC_CD	F03	TEST0	P12	VCCA	A15
NC	V16	SC_CLK	E02	TEST1	U12	VCCA	J19
NC	V17	SC_DATA	E01	TEST2	V12	VCCP	P01
NC	V18	SC_FCB	E03	TEST3	W12	V <sub>CCP</sub>	W08
NC	V19	SC_GPIO0	B04	TEST4	P17	VR_EN	K02
NC	W02	SC_GPIO1	A04	TRDY	W05	VR_PORT	K01
NC	W03	SC_GPIO2	C05	VCC	F06	VR_PORT	K19
NC	W13	SC_GPIO3	E06	VCC	F09	VR_PORT	P15

d Alphahatiaally (Continued) ~

SIGNAL NAME	TERMINAL NUMBER	SIGNAL NAME	TERMINAL NUMBER	SIGNAL NAME	TERMINAL NUMBER	SIGNAL NAME	TERMINAL NUMBER
AD0	R11	A_A13	H14	A_WAIT	C12	NC	A17
AD1	P11	A_A14	G19	A_WE	G17	NC	A18
AD2	U11	A_A15	F17	A_WP(IOIS16)	A11	NC	B01
AD3	V11	A_A16	F18	C/BE0	W10	NC	B02
AD4	W11	A_A17	H19	C/BE1	V07	NC	B03
AD5	R10	A_A18	H17	C/BE2	U05	NC	B06
AD6	U10	A_A19	H15	C/BE3	P02	NC	B07
AD7	V10	A_A20	G18	CLK_48	F01	NC	B08
AD8	R09	A_A21	F19	CLOCK	A09	NC	B17
AD9	U09	A_A22	G15	DATA	B09	NC	B18
AD10	V09	A_A23	E19	DEVSEL	U06	NC	B19
AD11	W09	A_A24	F15	FRAME	R06	NC	C01
AD12	V08	A_A25	D19	GND	F07	NC	C02
AD13	U08	A_BVD1(STSCHG/RI)	A12	GND	F10	NC	C03
AD14	R08	A_BVD2(SPKR)	B12	GND	F13	NC	C04
AD15	W07	A_CD1	N15	GND	G14	NC	C07
AD16	W04	A_CD2	B11	GND	H06	NC	C08
AD17	T02	A_CE1	L17	GND	K06	NC	C16
AD18	T01	A_CE2	K18	GND	K14	NC	C17
AD19	R03	A_D0	C11	GND	M14	NC	C18
AD20	P05	A_D1	F11	GND	N06	NC	C19
AD21	R02	A_D2	B10	GND	P07	NC	D02
AD22	R01	A_D3	P19	GND	P09	NC	D03
AD23	P03	A_D4	N18	GND	R14	NC	D17
AD24	N03	A_D5	M15	GND	R17	NC	D18
AD25	N02	A_D6	M18	GND	U13	NC	E07
AD26	N01	A_D7	L19	GND	U14	NC	E08
AD27	M05	A_D8	E11	GND	U18	NC	E09
AD28	M06	A_D9	A10	GNT	L02	NC	F08
AD29	M03	A_D10	C10	GRST	K05	NC	N14
AD30	M02	A_D11	N17	IDSEL	N05	NC	P18
AD31	M01	A_D12	N19	IRDY	V05	NC	R13
A_A0	B13	A_D13	M17	LATCH	C09	NC	R18
A_A1	C13	A_D14	M19	MFUNC0	G01	NC	R19
A_A2	A14	A_D15	L18	MFUNC1	H05	NC	T03
A_A3	B14	A_INPACK	C14	MFUNC2	H02	NC	T17
A_A4	B15	A_IORD	J18	MFUNC3	H01	NC	T18
A_A5	E14	A_IOWR	J17	MFUNC4	J01	NC	T19
A_A6	A16	A_OE	K17	MFUNC5	J02	NC	U01
A_A7	E17	A_READY(IREQ)	E12	MFUNC6	J03	NC	U02
A_A8	H18	A_REG	E13	NC	A02	NC	U03
A_A9	J15	A_RESET	C15	NC	A03	NC	U04
A_A10	L15	A_USB_EN	E10	NC	A06	NC	U16
A_A11	K15	A_VS1	A13	NC	A07	NC	U17
A_A12	E18	A_VS2	B16	NC	A08	NC	V01

Table 2–4. 16-Bit PC Card Signal Names Sorted Alphabetically

	Table 2–4. 16-Bit PC Card Signal Names Sorted Alphabetically (Continued)										
SIGNAL NAME	TERMINAL NUMBER	SIGNAL NAME	TERMINAL NUMBER	SIGNAL NAME	TERMINAL NUMBER	SIGNAL NAME	TERMINAL NUMBER				
NC	V02	PCLK	L01	SC_PWR_CTRL	G05	VCC	J06				
NC	V03	PERR	R07	SC_RFU	D01	VCC	J14				
NC	V04	PRST	K03	SC_RST	F05	VCC	L06				
NC	V13	REQ	L03	SC_VCC_5V	G06	V <sub>CC</sub>	L14				
NC	V14	RI_OUT/PME	L05	SDA	G03	V <sub>CC</sub>	P06				
NC	V15	RSVD	R12	SERR	W06	VCC	P08				
NC	V16	SCL	G02	SPKROUT	H03	VCC	P10				
NC	V17	SC_CD	F03	STOP	V06	VCC	P13				
NC	V18	SC_CLK	E02	SUSPEND	J05	VCC	P14				
NC	V19	SC_DATA	E01	TEST0	P12	V <sub>CC</sub>	U15				
NC	W02	SC_FCB	E03	TEST1	U12	V <sub>CC</sub>	U19				
NC	W03	SC_GPIO0	B04	TEST2	V12	VCCA	A15				
NC	W13	SC_GPIO1	A04	TEST3	W12	VCCA	J19				
NC	W14	SC_GPIO2	C05	TEST4	P17	VCCP	P01				
NC	W15	SC_GPIO3	E06	TRDY	W05	VCCP	W08				
NC	W16	SC_GPIO4	B05	V <sub>CC</sub>	F06	VR_EN	K02				
NC	W17	SC_GPIO5	A05	V <sub>CC</sub>	F09	VR_PORT	K01				
NC	W18	SC_GPIO6	C06	V <sub>CC</sub>	F12	VR_PORT	K19				
PAR	U07	SC_OC	F02	VCC	F14	VR_PORT	P15				

 Table 2–4.
 16-Bit PC Card Signal Names Sorted Alphabetically (Continued)

The terminals are grouped in tables by functionality, such as PCI system function, power-supply function, etc. The terminal numbers are also listed for convenient reference.

TERMINAL		1/0	DESCRIPTION				
NAME	NUMBER	1/0	DESCRIPTION				
GND	F07, F10, F13, G14, H06, K06, K14, M14, N06, P07, P09, R14, R17, U13, U14, U18		Digital ground terminal				
Vcc	F06, F09, F12, F14, J06, J14, L06, L14, P06, P08, P10, P13, P14, U15, U19	_	3.3-V power supply terminal for I/O and internal voltage regulator				
VCCA	A15, J19	—	Clamp voltage for PC Card A interface. Matches card A signaling environment, 5 V or 3.3 V				
VCCP	P01, W08	_	Clamp voltage for PCI and miscellaneous I/O, 5 V or 3.3 V				
VR_EN	K02	I	Internal voltage regulator enable. Active low				
VR_PORT	K01, K19, P15	I/O	1.5-V output from the internal voltage regulator				

Table 2–5. Power Supply Terminals

#### Table 2–6. PC Card Power Switch Terminals

TER	MINAL		DECODIDEION
NAME	NUMBER	I/O	DESCRIPTION
CLOCK	A09	I/O	Power switch clock. Information on the DATA line is sampled at the rising edge of CLOCK. CLOCK defaults to an input, but can be changed to an output by using bit 27 (P2CCLK) in the system control register (offset 80h, see Section 4.29).
DATA	B09	0	Power switch data. DATA is used to communicate socket power control information serially to the power switch.
LATCH	C09	0	Power switch latch. LATCH is asserted by the controller to indicate to the power switch that the data on the DATA line is valid.

#### Table 2–7. PCI System Terminals

TERM	TERMINAL		TERMINAL		DECODIDEION
NAME	NUMBER	I/O	DESCRIPTION		
GRST	K05	Η	Global reset. When the global reset is asserted, the GRST signal causes the controller to place all output buffers in a high-impedance state and reset all internal registers. When GRST is asserted, the controller is completely in its default state. For systems that require wake-up from D3, GRST is normally asserted only during initial boot. PRST must be asserted following initial boot so that PME context is retained when transitioning from D3 to D0. For systems that do not require wake-up from D3, GRST must be tied to PRST. When the SUSPEND mode is enabled, the controller is protected from the GRST, and the internal registers are preserved. All outputs are placed in a high-impedance state, but the contents of the registers are preserved.		
PCLK	L01	I	PCI bus clock. PCLK provides timing for all transactions on the PCI bus. All PCI signals are sampled at the rising edge of PCLK.		
PRST	K03	I	PCI bus reset. When the PCI bus reset is asserted, PRST causes the controller to place all output buffers in a high-impedance state and reset some internal registers. When PRST is asserted, the controller is completely nonfunctional. After PRST is deasserted, the controller is in a default state. When SUSPEND and PRST are asserted, the controller is protected from PRST clearing the internal registers. All outputs are placed in a high-impedance state, but the contents of the registers are preserved.		

TER	TERMINAL				
NAME	NUMBER	1/0	DESCRIPTION		
AD31	M01				
AD30	M02				
AD29	M03				
AD28	M06				
AD27	M05				
AD26	N01				
AD25	N02				
AD24	N03				
AD23	P03				
AD22	R01				
AD21	R02				
AD20	P05				
AD19	R03				
AD18	T01				
AD17	T02	1/0		PCI address/data bus. These signals make up the multiplexed PCI address and data bus on the primary interface. During the address phase of a primary-bus PCI cycle, AD31–AD0 contain a 32-bit address or other	
AD16	W04				
AD15	W07	1/0	destination information. During the data phase, AD31–AD0 contain data.		
AD14	R08				
AD13	U08				
AD12	V08				
AD11	W09				
AD10	V09				
AD9	U09				
AD8	R09				
AD7	V10				
AD6	U10				
AD5	R10				
AD4	W11				
AD3	V11				
AD2	U11				
AD1	P11				
AD0	R11				
C/BE3	P02		PCI-bus commands and byte enables. These signals are multiplexed on the same PCI terminals. During the		
C/BE2	U05	I/O	address phase of a primary-bus PCI cycle, $C/BE3-C/BE0$ define the bus command. During the data phase, this 4-bit bus is used as byte enables. The byte enables determine which byte paths of the full 32-bit data bus carry		
C/BE1	V07		meaningful data. C/BE0 applies to byte 0 (AD7–AD0), C/BE1 applies to byte 1 (AD15–AD8), C/BE2 applies to		
C/BE0	W10		byte 2 (AD23–AD16), and C/BE3 applies to byte 3 (AD31–AD24).		
PAR	U07	I/O	PCI-bus parity. In all PCI-bus read and write cycles, the controller calculates even parity across the AD31–AD0 and C/BE3–C/BE0 buses. As an initiator during PCI cycles, the controller outputs this parity indicator with a one-PCLK delay. As a target during PCI cycles, the controller compares its calculated parity to the parity indicator of the initiator. A compare error results in the assertion of a parity error (PERR).		

#### Table 2–8. PCI Address and Data Terminals

TERMINAL		10	DESCRIPTION	
NAME	NUMBER	I/O	DESCRIPTION	
DEVSEL	U06	I/O	PCI device select. The controller asserts DEVSEL to claim a PCI cycle as the target device. As a PCI initiator on the bus, the controller monitors DEVSEL until a target responds. If no target responds before timeout occurs, then the controller terminates the cycle with an initiator abort.	
FRAME	R06	I/O	PCI cycle frame. FRAME is driven by the initiator of a bus cycle. FRAME is asserted to indicate that a bus transaction is beginning, and data transfers continue while this signal is asserted. When FRAME is deasserted, the PCI bus transaction is in the final data phase.	
GNT	L02	I	PCI bus grant. GNT is driven by the PCI bus arbiter to grant the controller access to the PCI bus after the current data transaction has completed. GNT may or may not follow a PCI bus request, depending on the PCI bus parking algorithm.	
IDSEL	N05	I	Initialization device select. IDSEL selects the controller during configuration space accesses. IDSEL can be connected to one of the upper 24 PCI address lines on the PCI bus.	
IRDY	V05	I/O	PCI initiator ready. IRDY indicates the ability of the PCI bus initiator to complete the current data phase of the transaction. A data phase is completed on a rising edge of PCLK where both IRDY and TRDY are asserted. Until IRDY and TRDY are both sampled asserted, wait states are inserted.	
PERR	R07	I/O	PCI parity error indicator. PERR is driven by a PCI controller to indicate that calculated parity does not match PAR when PERR is enabled through bit 6 of the command register (PCI offset 04h, see Section 4.4).	
REQ	L03	0	PCI bus request. REQ is asserted by the controller to request access to the PCI bus as an initiator.	
SERR	W06	0	PCI system error. SERR is an output that is pulsed from the controller when enabled through bit 8 of the command register (PCI offset 04h, see Section 4.4) indicating a system error has occurred. The controller need not be the target of the PCI cycle to assert this signal. When SERR is enabled in the command register, this signal also pulses, indicating that an address parity error has occurred on a CardBus interface.	
STOP	V06	I/O	PCI cycle stop signal. STOP is driven by a PCI target to request the initiator to stop the current PCI bus transaction. STOP is used for target disconnects and is commonly asserted by target devices that do not support burst data transfers.	
TRDY	W05	I/O	PCI target ready. TRDY indicates the ability of the primary bus target to complete the current data phase of the transaction. A data phase is completed on a rising edge of PCLK when both IRDY and TRDY are asserted. Until both IRDY and TRDY are asserted, wait states are inserted.	

Table 2–9. PCI Interface Control Terminals

	TERMINAL		DESCRIPTION		
NAME	NUMBER	1/0			
A_USB_EN	E10	0	USB enable. This output terminal controls an external CBT switch when an USB card is inserted into the socket.		
CLK_48	F01	Ι	A 48-MHz clock must be connected to this terminal.		
MFUNC0	G01				
MFUNC1	H05	1			
MFUNC2	H02				
MFUNC3	H01	I/O	Multifunction terminals 0–6. See Section 4.35, <i>Multifunction Routing Status Register</i> , for configuration details.		
MFUNC4	J01	1	Register, for configuration details.		
MFUNC5	J02	1			
MFUNC6	J03	1			
NC	A02, A03, A06, A07, A08, A17, A18, B01, B02, B03, B06, B07, B08, B17, B18, B19, C01, C02, C03, C04, C07, C08, C16, C17, C18, C19, D02, D03, D17, D18, E07, E08, E09, F08, N14, P18, R13, R18, R19, T03, T17, T18, T19, U01, U02, U03, U04, U16, U17, V01, V02, V03, V04, V13, V14, V15, V16, V17, V18, V19, W02, W03, W13, W14, W15, W16, W17, W18	_	Reserved. This terminal has no connection anywhere within the package.		
RSVD	R12	—	Reserved. This terminal must be tied to ground.		
RI_OUT/ PME	L05	0	Ring indicate out and power management event output. This terminal provides an output for ring-indicate or PME signals.		
SCL	G02	I/O	Serial clock. At PRST, the SCL signal is sampled to determine if a two-wire serial ROM is present. If the serial ROM is detected, then this terminal provides the serial clock signaling and is implemented as open-drain. For normal operation (a ROM is implemented in the design), this terminal must be pulled high to the ROM V <sub>DD</sub> with a 2.7-k $\Omega$ resistor. Otherwise, it must be pulled low to ground with a 220- $\Omega$ resistor.		
SDA	G03	I/O	Serial data. If the serial ROM is detected, then this terminal provides the serial data signaling and is implemented as open-drain. For normal operation (a ROM is implemented in the design), this terminal must be pulled high to the ROM V <sub>DD</sub> with a 2.7-k $\Omega$ resistor. Otherwise, it must be pulled low to ground with a 220- $\Omega$ resistor.		
SPKROUT	H03	0	Speaker output. SPKROUT is the output to the host system that can carry SPKR or CAUDIO through the controller from the PC Card interface. SPKROUT is driven as the exclusive-OR combination of card SPKR//CAUDIO inputs.		
SUSPEND	J05	I	Suspend. SUSPEND protects the internal registers from clearing when the GRST or PRST signal is asserted. See Section 3.8.5, <i>Suspend Mode</i> , for details.		
TEST0	P12				
TEST1	U12	1/0	Terminals TEST0-TEST3 are used for factory test of the controller and must be		
TEST2	V12	"0	connected to ground for normal operation.		
TEST3	W12				
TEST4	P17	I/O	Terminal TEST4 is not for customer use. It must be pulled high with a 4.7-k $\!\Omega$ resistor.		

TERMINAL					
NAME	NUMBER	I/O	DESCRIPTION		
A_A25	D19				
A_A24	F15				
A_A23	E19				
A_A22	G15				
A_A21	F19				
A_A20	G18				
A_A19	H15				
A_A18	H17				
A_A17	H19				
A_A16	F18				
A_A15	F17				
A_A14	G19				
A_A13	H14	0	PC Card address. 16-bit PC Card address lines. A25 is the most significant bit.		
A_A12	E18				
A_A11 A_A10	K15				
A_A10 A_A9	L15				
A_A9 A_A8	J15				
A_A0 A_A7	H18 E17				
A_A/ A_A6	A16				
A_A5	E14				
A_A4	B15				
A_A3	B13				
A_A2	A14				
	C13				
A_A0	B13				
	-				
A_D15	L18				
A_D13 A_D14	M19				
A_D13	M13 M17				
A_D12	N19				
A_D11	N17				
A_D10	C10				
AD9	A10				
A_D8	E11		Do Card data 40 bit DO Card data liana D45 is the spectral circultine of bit		
A_D7	L19	I/O	PC Card data. 16-bit PC Card data lines. D15 is the most significant bit.		
A_D6	M18				
A_D5	M15				
A_D4	N18				
A_D3	P19				
A_D2	B10				
A_D1	F11				
A_D0	C11				

Table 2–11. 16-Bit PC Card Address and Data Terminals

TERMINAL			able 2–12. To-bit PC Card Interface Control Terminals
NAME	NUMBER	I/O	DESCRIPTION
A_BVD1 (STSCHG/RI)	A12	I	Battery voltage detect 1. BVD1 is generated by 16-bit memory PC Cards that include batteries. BVD1 is used with BVD2 as an indication of the condition of the batteries on a memory PC Card. Both BVD1 and BVD2 are high when the battery is good. When BVD2 is low and BVD1 is high, the battery is weak and must be replaced. When BVD1 is low, the battery is no longer serviceable and the data in the memory PC Card is lost. See Section 5.6, <i>ExCA Card Status-Change Interrupt Configuration Register</i> , for enable bits. See Section 5.5, <i>ExCA Card Status-Change Register</i> , and Section 5.2, <i>ExCA Interface Status Register</i> , for the status bits for this signal. Status change. STSCHG is used to alert the system to a change in the READY, write protect, or battery voltage dead condition of a 16-bit I/O PC Card. Ring indicate. RI is used by 16-bit modem cards to indicate a ring detection.
A <u>BVD</u> 2 (SPKR)	B12	I	Battery voltage detect 2. BVD2 is generated by 16-bit memory PC Cards that include batteries. BVD2 is used with BVD1 as an indication of the condition of the batteries on a memory PC Card. Both BVD1 and BVD2 are high when the battery is good. When BVD2 is low and BVD1 is high, the battery is weak and must be replaced. When BVD1 is low, the battery is no longer serviceable and the data in the memory PC Card is lost. See Section 5.6, <i>ExCA Card Status-Change Interrupt Configuration Register</i> , for enable bits. See Section 5.5, <i>ExCA Card Status-Change Register</i> , and Section 5.2, <i>ExCA Interface Status Register</i> , for the status bits for this signal. Speaker. SPKR is an optional binary audio signal available only when the card and socket have been configured for the 16-bit I/O interface. The audio signals from cards A and B are combined by the controller and are output on SPKROUT. DMA request. BVD2 can be used as the DMA request signal during DMA operations to a 16-bit PC Card that supports DMA. The PC Card asserts BVD2 to indicate a request for a DMA operation.
A_CD1 A_CD2	N15 B11	I	Card detect 1 and card detect 2. CD1 and CD2 are internally connected to ground on the PC Card. When a PC Card is inserted into a socket, CD1 and CD2 are pulled low. For signal status, see Section 5.2, <i>ExCA Interface Status Register</i> .
A_CE1 A_CE2	L17 K18	0	Card enable 1 and card enable 2. CE1 and CE2 enable even- and odd-numbered address bytes. CE1 enables even-numbered address bytes, and CE2 enables odd-numbered address bytes.
A_INPACK	C14	Ι	Input acknowledge. INPACK is asserted by the PC Card when it can respond to an I/O read cycle at the current address. DMA request. INPACK can be used as the DMA request signal during DMA operations from a 16-bit PC Card that supports DMA. If it is used as a strobe, then the PC Card asserts this signal to indicate a request for a DMA operation.
A_IORD	J18	0	I/O read. IORD is asserted by the controller to enable 16-bit I/O PC Card data output during host I/O read cycles. DMA write. IORD is used as the DMA write strobe during DMA operations from a 16-bit PC Card that supports DMA. The controller asserts IORD during DMA transfers from the PC Card to host memory.
A_IOWR J17		0	I/O write. IOWR is driven low by the controller to strobe write data into 16-bit I/O PC Cards during host I/O write cycles. DMA read. IOWR is used as the DMA write strobe during DMA operations from a 16-bit PC Card that supports DMA. The controller asserts IOWR during transfers from host memory to the PC Card.

#### Table 2–12. 16-Bit PC Card Interface Control Terminals

TERMINAL					
NAME	NUMBER	I/O	DESCRIPTION		
A_OE	K17	0	Output enable. OE is driven low by the controller to enable 16-bit memory PC Card data output during host memory read cycles. DMA terminal count. OE is used as terminal count (TC) during DMA operations to a 16-bit PC Card that supports DMA. The controller asserts OE to indicate TC for a DMA write operation.		
A_ <u>REA</u> DY (IREQ)	E12	I	Ready. The ready function is provided when the 16-bit PC Card and the host socket are configured for the memory-only interface. READY is driven low by 16-bit memory PC Cards to indicate that the memory card circuits are busy processing a previous write command. READY is driven high when the 16-bit memory PC Card is ready to accept a new data transfer command. Interrupt request. IREQ is asserted by a 16-bit I/O PC Card to indicate to the host that a controller on the 16-bit I/O PC Card requires service by the host software. IREQ is high (deasserted) when no interrupt is requested.		
A_REG	E13	0	Attribute memory select. REG remains high for all common memory accesses. When REG is asserted, access is limited to attribute memory (OE or WE active) and to the I/O space (IORD or IOWR active). Attribute memory is a separately accessed section of card memory and is generally used to record card capacity and other configuration and attribute information. DMA acknowledge. REG is used as a DMA acknowledge (DACK) during DMA operations to a 16-bit PC Card that supports DMA. The controller asserts REG to indicate a DMA operation. REG is used in conjunction with the DMA read (IOWR) or DMA write (IORD) strobes to transfer data.		
A_RESET	C15	0	PC Card reset. RESET forces a hard reset to a 16-bit PC Card.		
A_VS1 A_VS2	A13 B16	I/O	Voltage sense 1 and voltage sense 2. $\overline{VS1}$ and $\overline{VS2}$ , when used in conjunction with each other, determine the operating voltage of the PC Card.		
A_WAIT	C12	I	Bus cycle wait. WAIT is driven by a 16-bit PC Card to extend the completion of the memory or I/O cycle in progress.		
A_WE	G17	0	Write enable. WE is used to strobe memory write data into 16-bit memory PC Cards. WE is also used for memory PC Cards that employ programmable memory technologies. DMA terminal count. WE is used as a TC during DMA operations to a 16-bit PC Card that supports DMA. The controller asserts WE to indicate the TC for a DMA read operation.		
A_WP (IOIS16)	A11	I	Write protect. WP applies to 16-bit memory PC Cards. WP reflects the status of the write-protect switch on 16-bit memory PC Cards. For 16-bit I/O cards, WP is used for the 16-bit port (IOIS16) function. I/O is 16 bits. IOIS16 applies to 16-bit I/O PC Cards. IOIS16 is asserted by the 16-bit PC Card when the address on the bus corresponds to an address to which the 16-bit PC Card responds, and the I/O port that is addressed is capable of 16-bit accesses. DMA request. WP can be used as the DMA request signal during DMA operations to a 16-bit PC Card that supports DMA. If used, then the PC Card asserts WP to indicate a request for a DMA operation.		

#### Table 2–13. CardBus PC Card Interface System Terminals

SOCKET A T	SOCKET A TERMINAL		
NAME	NUMBER	I/O	DESCRIPTION
A_CCLK	F18	0	CardBus clock. <u>CCLK provides synchronous timing for all transactions on the</u> CardBus interface. All signals except CRST, CCLKRUN, CINT, CSTSCHG, CAUDIO, CCD2, CCD1, CVS2, and CVS1 are sampled on the rising edge of CCLK, and all timing parameters are defined with the rising edge of this signal. CCLK operates at the PCI bus clock frequency, but it can be stopped in the low state or slowed down for power savings.
A_CCLKRUN	A11	I/O	CardBus clock run. CCLKRUN is used by a CardBus PC Card to request an increase in the CCLK frequency, and by the controller to indicate that the CCLK frequency is going to be decreased.
A_CRST	C15	0	CardBus reset. CRST brings CardBus PC Card-specific registers, sequencers, and signals to a known state. When CRST is asserted, all CardBus PC Card signals are placed in a high-impedance state, and the controller drives these signals to a valid logic level. Assertion can be asynchronous to CCLK, but deassertion must be synchronous to CCLK.

TERMINAL			Die 2–14. CardBus PC Card Address and Data Terminals
NAME	NUMBER	I/O	DESCRIPTION
A_CAD31	C10		
A_CAD30	A10		
A_CAD29	F11		
A_CAD28	E11		
A_CAD27	C11		
A_CAD26	B13		
A_CAD25	C13		
A_CAD24	A14		
A_CAD23	B14		
A_CAD22	B15		
A_CAD21	E14		
A_CAD20	A16		
A_CAD19	D19		
A_CAD18	E17		CardBus address and data. These signals make up the multiplexed CardBus address and data bus on the CardBus interface. During the address phase of a CardBus cycle, CAD31–CAD0 contain a 32-bit address. During the data phase of a CardBus cycle, CAD31–CAD0 contain data. CAD31 is the most significant bit.
A_CAD17	F15		
A_CAD16	H19	1/0	
A_CAD15	J17	I/O	
A_CAD14	J15		
A_CAD13	J18		
A_CAD12	K15		
A_CAD11	K17		
A_CAD10	K18		
A_CAD9	L15		
A_CAD8	L18		
A_CAD7	L19		
A_CAD6	M17		
A_CAD5	M18		
A_CAD4	N19		
A_CAD3	M15		
A_CAD2	N17		
A_CAD1	N18		
A_CAD0	P19		
A_CC/BE3	E13	I/O	CardBus bus commands and byte enables. CC/BE3-CC/BE0 are multiplexed on the same CardBus
A_CC/BE3	E18		terminals. During the address phase of a CardBus cycle, CC/BE3–CC/BE0 define the bus command. During the data phase, this 4-bit bus is used as byte enables. The byte enables determine which byte paths of the
A_CC/BE2	H18		full 32-bit data bus carry meaningful data. CC/BE0 applies to byte 0 (CAD7–CAD0), CC/BE1 applies to
A_CC/BE0	L17		byte 1 (CAD15-CAD8), CC/BE2 applies to byte 2 (CAD23-CAD16), and CC/BE3 applies to byte 3 (CAD31-CAD24).
A_CPAR	H14	I/O	CardBus parity. In all CardBus read and write cycles, the controller calculates even parity across the CAD and CC/BE buses. As an initiator during CardBus cycles, the controller outputs CPAR with a one-CCLK delay. As a target during CardBus cycles, the controller compares its calculated parity to the parity indicator of the initiator; a compare error results in a parity error assertion.

#### Table 2–14. CardBus PC Card Address and Data Terminals

TERMINAL		1/2	
NAME	NUMBER	I/O	DESCRIPTION
A_CAUDIO	B12	I	CardBus audio. CAUDIO is a digital input signal from a PC Card to the system speaker. The controller supports the binary audio mode and outputs a binary signal from the card to SPKROUT.
A_CBLOCK	H15	I/O	CardBus lock. CBLOCK is used to gain exclusive access to a target.
A_CCD1 A_CCD2	N15 B11	1	CardBus detect 1 and CardBus detect 2. CCD1 and CCD2 are used in conjunction with CVS1 and CVS2 to identify card insertion and interrogate cards to determine the operating voltage and card type.
A_CDEVSEL	F19	I/O	CardBus device select. The controller asserts CDEVSEL to claim a CardBus cycle as the target device. As a CardBus initiator on the bus, the controller monitors CDEVSEL until a target responds. If no target responds before timeout occurs, then the controller terminates the cycle with an initiator abort.
A_CFRAME	E19	I/O	CardBus cycle frame. CFRAME is driven by the initiator of a CardBus bus cycle. CFRAME is asserted to indicate that a bus transaction is beginning, and data transfers continue while this signal is asserted. When CFRAME is deasserted, the CardBus bus transaction is in the final data phase.
A_CGNT	G17	0	CardBus bus grant. CGNT is driven by the controller to grant a CardBus PC Card access to the CardBus bus after the current data transaction has been completed.
A_CINT	E12	I	CardBus interrupt. CINT is asserted low by a CardBus PC Card to request interrupt servicing from the host.
A_CIRDY	F17	I/O	CardBus initiator ready. CIRDY indicates the ability of the CardBus initiator to complete the current data phase of the transaction. A data phase is completed on a rising edge of CCLK when both CIRDY and CTRDY are asserted. Until CIRDY and CTRDY are both sampled asserted, wait states are inserted.
A_CPERR	G19	I/O	CardBus parity error. CPERR reports parity errors during CardBus transactions, except during special cycles. It is driven low by a target two clocks following the data cycle during which a parity error is detected.
A_CREQ	C14	I	CardBus request. CREQ indicates to the arbiter that the CardBus PC Card desires use of the CardBus bus as an initiator.
A_CSERR	C12	I	CardBus system error. CSERR reports address parity errors and other system errors that could lead to catastrophic results. CSERR is driven by the card synchronous to CCLK, but deasserted by a weak pullup; deassertion may take several CCLK periods. The controller can report CSERR to the system by assertion of SERR on the PCI interface.
A_CSTOP	G18	I/O	CardBus stop. CSTOP is driven by a CardBus target to request the initiator to stop the current CardBus transaction. CSTOP is used for target disconnects, and is commonly asserted by target devices that do not support burst data transfers.
A_CSTSCHG	A12	Ι	CardBus status change. CSTSCHG alerts the system to a change in the card status, and is used as a wake-up mechanism.
A_CTRDY	G15	I/O	CardBus target ready. CTRDY indicates the ability of the CardBus target to complete the current data phase of the transaction. A data phase is completed on a rising edge of CCLK, when both CIRDY and CTRDY are asserted; until this time, wait states are inserted.
A_CVS1 A_CVS2	A13 B16	I/O	$\frac{CardBus voltage}{CCD1} sense 1 and CardBus voltage sense 2. CVS1 and CVS2 are used in conjunction with CCD1 and CCD2 to identify card insertion and interrogate cards to determine the operating voltage and card type.$

TERMINAL			
NAME	NUMBER	I/O	DESCRIPTION
SC_CD	F03	I	Smart Card card detect. This input is asserted when Smart Cards are inserted.
SC_CLK	E02	0	Smart Card clock. The controller drives a 4-MHz clock to the Smart Card interface when enabled.
SC_DATA	E01	I/O	Smart Card data input/output
SC_FCB	E03	I	Smart Card function code. The controller does not support synchronous Smart Cards as specified in ISO/IEC 7816-10, and this terminal is in a high-impedance state.
SC_GPIO6	C06		Smart Card general-purpose I/O terminals. These signals can be controlled by firmware and are used as control signals for an external Smart Card interface chip or level shifter.
SC_GPIO5	A05		
SC_GPIO4	B05		
SC_GPIO3	E06	I/O	
SC_GPIO2	C05		
SC_GPIO1	A04		
SC_GPIO0	B04		
SC_OC	F02	I	Smart Card overcurrent. This input comes from the Smart Card power switch.
SC_PWR_CTRL	G05	0	Smart Card power control for Smart Card socket.
SC_RFU	D01	I	Smart Card reserved. This terminal is in a high-impedance state.
SC_RST	F05	0	Smart Card reset. This signal starts and stops the Smart Card reset sequence. The controller asserts this reset when requested by the host.
SC_VCC_5V	G06	_	Smart Card power terminal

#### Table 2–16. Smart Card Terminals

## 3 **Principles of Operation**

The following sections give an overview of the PCI6515A controller. Figure 3–1 shows the connections to the controller. The PCI interface includes all address/data and control signals for PCI protocol. The interrupt interface includes terminals for parallel PCI, parallel ISA, and serialized PCI and ISA signaling.




Figure 3–1. PCI6515A System Block Diagram

#### 3.1 Power Supply Sequencing

The PCI6515A controller contains 3.3-V I/O buffers with 5-V tolerance requiring a core power supply and clamp voltages. The core power supply is always 1.5 V. The clamp voltages can be either 3.3 V or 5 V, depending on the interface. The following power-up and power-down sequences are recommended.

The power-up sequence is:

- 1. Power core 1.5 V.
- 2. Apply the I/O voltage.
- 3. Apply the clamp voltage.

The power-down sequence is:

- 1. Remove the clamp voltage.
- 2. Remove the I/O voltage.
- 3. Remove power from the core.

**NOTE:** If the voltage regulator is enabled, then steps 2 and 3 of the power-up sequence and steps 1 and 2 of the power-down sequence all occur simultaneously.

#### 3.2 I/O Characteristics

The PCI6515A controller meets the ac specifications of the *PC Card Standard* (release 8.1) and the *PCI Local Bus Specification.* Figure 3–2 shows a 3-state bidirectional buffer. Section 8.2, *Recommended Operating Conditions*, provides the electrical characteristics of the inputs and outputs.




Figure 3–2. 3-State Bidirectional Buffer

#### 3.3 Clamping Voltages

The clamping voltages are set to match whatever external environment the PCI6515A controller is interfaced with: 3.3 V or 5 V. The I/O sites can be pulled through a clamping diode to a voltage rail that protects the core from external signals. The core power supply is 1.5 V and is independent of the clamping voltages. For example, PCI signaling can be either 3.3 V or 5 V, and the controller must reliably accommodate both voltage levels. This is accomplished by using a 3.3-V I/O buffer that is 5-V tolerant, with the applicable clamping voltage applied. If a system designer desires a 5-V PCI bus, then V<sub>CCP</sub> can be connected to a 5-V power supply.

#### 3.4 Peripheral Component Interconnect (PCI) Interface

The PCI6515A controller is fully compliant with the *PCI Local Bus Specification*. The controller provides all required signals for PCI master or slave operation, and may operate in either a 5-V or 3.3-V signaling environment by connecting the  $V_{CCP}$  terminals to the desired voltage level. In addition to the mandatory PCI signals, the controller provides the optional interrupt signals INTA, INTB, INTC, and INTD.

#### 3.4.1 Device Resets

During the power-up sequence,  $\overline{\text{GRST}}$  and  $\overline{\text{PRST}}$  must be asserted.  $\overline{\text{GRST}}$  is deasserted a minimum of 2 ms after V<sub>CC</sub> is stable.  $\overline{\text{PRST}}$  is deasserted 100  $\mu$ s after PCLK is stable or any time thereafter.

#### 3.4.2 PCI Bus Lock (LOCK)

The bus-locking protocol defined in the *PCI Local Bus Specification* is not highly recommended, but is provided on the PCI6515A controller as an additional compatibility feature. The PCI LOCK signal can be routed to the MFUNC4 terminal by setting the appropriate values in bits 19–16 of the multifunction routing status register. See Section 4.35, *Multifunction Routing Status Register*, for details. Note that the use of LOCK is only supported by PCI-to-CardBus bridges in the downstream direction (away from the processor).

PCI  $\overline{\text{LOCK}}$  indicates an atomic operation that may require multiple transactions to complete. When  $\overline{\text{LOCK}}$  is asserted, nonexclusive transactions can proceed to an address that is not currently locked. A grant to start a transaction on the PCI bus does not assure control of  $\overline{\text{LOCK}}$ ; control of  $\overline{\text{LOCK}}$  is obtained under its own protocol. It is possible for different initiators to use the PCI bus while a single master retains ownership of  $\overline{\text{LOCK}}$ . Note that the CardBus signal for this protocol is  $\overline{\text{CBLOCK}}$  to avoid confusion with the bus clock.

An agent may need to do an exclusive operation because a critical access to memory might be broken into several transactions, but the master wants exclusive rights to a region of memory. The granularity of the lock is defined by PCI to be 16 bytes, aligned. The LOCK protocol defined by the *PCI Local Bus Specification* allows a resource lock without interfering with nonexclusive real-time data transfer, such as video.

The PCI bus arbiter may be designed to support only complete bus locks using the  $\overline{LOCK}$  protocol. In this scenario, the arbiter does not grant the bus to any other agent (other than the  $\overline{LOCK}$  master) while  $\overline{LOCK}$  is asserted. A complete bus lock may have a significant impact on the performance of the video. The arbiter that supports complete bus  $\overline{LOCK}$  must grant the bus to the cache to perform a writeback due to a snoop to a modified line when a locked operation is in progress.

The PCI6515A controller supports all LOCK protocols associated with PCI-to-PCI bridges, as also defined for PCI-to-CardBus bridges. This includes disabling write posting while a locked operation is in progress, which can solve a potential deadlock when using devices such as PCI-to-PCI bridges. The potential deadlock can occur if a CardBus target supports delayed transactions and blocks access to the target until it completes a delayed read. This target characteristic is prohibited by the *PCI Local Bus Specification*, and the issue is resolved by the PCI master using LOCK.

#### 3.4.3 Serial EEPROM I<sup>2</sup>C Bus

The PCI6515A controller offers many choices for modes of operation, and these choices are selected by programming several configuration registers. For system board applications, these registers are normally programmed through the BIOS routine. For add-in card and docking-station/port-replicator applications, the PCI6515A controller provides a two-wire inter-integrated circuit (IIC or I<sup>2</sup>C) serial bus for use with an external serial EEPROM.

The controller is always the bus master, and the EEPROM is always the slave. Either device can drive the bus low, but neither device drives the bus high. The high level is achieved through the use of pullup resistors on the SCL and SDA signal lines. The controller is always the source of the clock signal, SCL.

System designers who wish to load register values with a serial EEPROM must use pullup resistors on the SCL and SDA terminals. If the PCI6515A controller detects a logic-high level on the SCL terminal at the end of GRST, then it initiates incremental reads from the external EEPROM. Any size serial EEPROM up to the I<sup>2</sup>C limit of 16 Kbits can be used, but only the first 96 bytes (from offset 00h to offset 5Fh) are required to configure the controller. Figure 3–3 shows a serial EEPROM application.

In addition to loading configuration data from an EEPROM, the PCI6515A I<sup>2</sup>C bus can be used to read and write from other I<sup>2</sup>C serial devices. A system designer can control the I<sup>2</sup>C bus, using the controller as bus master, by reading and writing PCI configuration registers. Setting bit 3 (SBDETECT) in the serial bus control/status register (PCI offset B3h, see Section 4.49) causes the controller to route the SDA and SCL signals to the SDA and SCL terminals, respectively. The read/write data, slave address, and byte addresses are manipulated by accessing the serial bus data, serial bus index, and serial bus slave address registers (PCI offsets B0h, B1h, and B2h; see Sections 4.46, 4.47, and 4.48, respectively).

EEPROM interface status information is communicated through the serial bus control and status register (PCI offset B3h, see Section 4.49). Bit 3 (SBDETECT) in this register indicates whether or not the PCI6515A serial ROM circuitry detects the pullup resistor on SCL. Any undefined condition, such as a missing acknowledge, results in bit 0 (ROM\_ERR) being set. Bit 4 (ROMBUSY) is set while the subsystem ID register is loading (serial ROM interface is busy).

The subsystem vendor ID for function 5 is also loaded through EEPROM. The EEPROM load data goes to both functions from the serial EEPROM loader.




Figure 3–3. Serial ROM Application

#### 3.4.4 Function 0 (CardBus) Subsystem Identification

The subsystem vendor ID register (PCI offset 40h, see Section 4.26) and subsystem ID register (PCI offset 42h, see Section 4.27) make up a doubleword of PCI configuration space for function 0. This doubleword register is used for system and option card (mobile dock) identification purposes and is required by some operating systems. Implementation of this unique identifier register is a *PC 99/PC 2001* requirement.

The PCI6515A controller offers two mechanisms to load a read-only value into the subsystem registers. The first mechanism relies upon the system BIOS providing the subsystem ID value. The default access mode to the subsystem registers is read-only, but can be made read/write by clearing bit 5 (SUBSYSRW) in the system control register (PCI offset 80h, see Section 4.29). Once this bit is cleared, the BIOS can write a subsystem identification value into the registers at PCI offset 40h. The BIOS must set the SUBSYSRW bit such that the subsystem vendor ID register and subsystem ID register are limited to read-only access. This approach saves the added cost of implementing the serial electrically erasable programmable ROM (EEPROM).

In some conditions, such as in a docking environment, the subsystem vendor ID register and subsystem ID register must be loaded with a unique identifier via a serial EEPROM. The PCI6515A controller loads the data from the serial EEPROM after a reset of the primary bus. Note that the SUSPEND input gates the PCI reset from the entire core, including the serial-bus state machine (see Section 3.8.5, *Suspend Mode*, for details on using SUSPEND).

The controller provides a two-line serial-bus host controller that can interface to a serial EEPROM. See Section 3.6, *Serial EEPROM Interface*, for details on the two-wire serial-bus controller and applications.

#### 3.4.5 Function 5 (Smart Card) Subsystem Identification

The subsystem identification register is used for system and option card identification purposes. This register can be initialized from the serial EEPROM or programmed via the subsystem access register at offset 50h in the PCI configuration space (see Section 7.22, *Subsystem Access Register*). See Table 7–15 for a complete description of the register contents.

The contents of the subsystem access register are aliased to the subsystem vendor ID and subsystem ID registers at Function 5 PCI offsets 2Ch and 2Eh, respectively. See Table 7–15 for a complete description of the register contents.

## 3.5 PC Card Applications

The PCI6515A controller supports all the PC Card features and applications as described below.

- Card insertion/removal and recognition per the PC Card Standard (release 8.1)
- Speaker and audio applications
- LED socket activity indicators
- PC Card controller programming model
- CardBus socket registers

## 3.5.1 PC Card Insertion/Removal and Recognition

The *PC Card Standard* (release 8.1) addresses the card-detection and recognition process through an interrogation procedure that the socket must initiate on card insertion into a cold, nonpowered socket. Through this interrogation, card voltage requirements and interface (CardBus versus 16-bit) are determined.

The scheme uses the card-detect and voltage-sense signals. The configuration of these four terminals identifies the card type and voltage requirements of the PC Card interface.

## 3.5.2 Low Voltage CardBus Card Detection

The card detection logic of the PCI6515A controller includes the detection of CardBus cards with  $V_{CC} = 3.3 \text{ V}$  and  $V_{PP} = 1.8 \text{ V}$ . The reporting of the 1.8-V CardBus card ( $V_{CC} = 3.3 \text{ V}$ ,  $V_{PP} = 1.8 \text{ V}$ ) is reported through the socket present state register as follows based on bit 10 (12V\_SW\_SEL) in the general control register (PCI offset 86h, see Section 4.30):

- If the 12V\_SW\_SEL bit is 0b (TPS2228 is used), then the 1.8-V CardBus card causes the 3VCARD bit in the socket present state register to be set.
- If the 12V\_SW\_SEL bit is 1b (TPS2226 is used), then the 1.8-V CardBus card causes the XVCARD bit in the socket present state register to be set.

### 3.5.3 Card Detection

The PCI6515A controller is capable of detecting USB custom cards as defined by the *PC Card Standard*. The detection of these devices is made possible through circuitry included in the controller and the adapters used to interface these devices with the PC Card/CardBus socket. No additional hardware requirements are placed on the system designer in order to support these devices.

The *PC Card Standard* addresses the card detection and recognition process through an interrogation procedure that the socket must initiate upon card insertion into a cold, unpowered socket. Through this interrogation, card voltage requirements and interface type (16-bit vs. CardBus) are determined. The scheme uses the CD1, CD2, VS1, and VS2 signals (CCD1, CCD2, CVS1, CVS2 for CardBus). A PC Card designer connects these four terminals in a certain configuration to indicate the type of card and its supply voltage requirements. The encoding scheme for this, defined in the *PC Card Standard*, is shown in Table 3–1.

Table 3–1. PC Card—Card Detect and voltage Sense Connections							
CCD2//CD2	CCD1//CD1	CVS2//VS2	CVS1//VS1	KEY	INTERFACE	VCC	VPP/VCORE
Ground	Ground	Open	Open	5 V	16-bit PC Card	5 V	Per CIS (V <sub>PP</sub> )
Ground	Ground	Open	Ground	5 V	16-bit PC Card	5 V and 3.3 V	Per CIS (VPP)
Ground	Ground	Ground	Ground	5 V	16-bit PC Card	5 V, 3.3 V, and X.X V	Per CIS (VPP)
Ground	Ground	Open	Ground	LV	16-bit PC Card	3.3 V	Per CIS (VPP)
Ground	Connect to CVS1	Open	Connect to CCD1	LV	CardBus PC Card	3.3 V	Per CIS (VPP)
Ground	Ground	Ground	Ground	LV	16-bit PC Card	3.3 V and X.X V	Per CIS (VPP)
Connect to CVS2	Ground	Connect to CCD2	Ground	LV	CardBus PC Card	3.3 V and X.X V	Per CIS (V <sub>PP</sub> )
Connect to CVS1	Ground	Ground	Connect to CCD2	LV	CardBus PC Card	3.3 V, X.X V, and Y.Y V	Per CIS (VPP)
Ground	Ground	Ground	Open	LV	16-bit PC Card	X.X V	Per CIS (VPP)
Connect to CVS2	Ground	Connect to CCD2	Open	LV	CardBus PC Card	3.3 V	1.8 V (V <sub>CORE</sub> )
Ground	Connect to CVS2	Connect to CCD1	Open	LV	CardBus PC Card	X.X V and Y.Y V	Per CIS (VPP)
Connect to CVS1	Ground	Open	Connect to CCD2	LV	CardBus PC Card	Y.Y V	Per CIS (V <sub>PP</sub> )
Ground	Connect to CVS1	Ground	Connect to CCD1	LV	Custom Card	Per query t	erminals
Ground	Connect to CVS2	Connect to CCD1	Ground		Reserved	b	Reserved

 Table 3–1. PC Card—Card Detect and Voltage Sense Connections

## 3.5.4 Power Switch Interface

The power switch interface of the PCI6515A controller is a 3-pin serial interface. This 3-pin interface is implemented such that the controller can connect to the TPS2228, TPS2226A, TPS2224A, TPS2223A, and TPS2220A power switches. Bit 10 (12V\_SW\_SEL) in the general control register (PCI offset 86h, see Section 4.30) selects the power switch that is implemented. The PCI6515A controller defaults to use the control logic for the TPS2228 power switch. See Table 3–2 through Table 3–5 for the power switch control logic. The TPS2224A, TPS2223A, and TPS2220A power switches have similar power control logic as the TPS2226 power switch. Refer to SLVS428A for details.

AVPP/VC	ORE CONT	ROL SIGN	ALS	OUTPUT	<b>BVPP/VCORE CONTROL SIGNALS</b>				OUTPUT
D8(SHDN)	D0	D1	D9	V_AVPP/VCORE	D8(SHDN)	D4	D5	D10	V_BVPP/VCORE
1	0	0	Х	0 V	1	0	0	Х	0 V
1	0	1	0	3.3 V	1	0	1	0	3.3 V
1	0	1	1	5 V	1	0	1	1	5 V
1	1	0	Х	Hi-Z	1	1	0	Х	Hi-Z
1	1	1	0	Hi-Z	1	1	1	0	Hi-Z
1	1	1	1	1.8 V	1	1	1	1	1.8 V
0	Х	Х	Х	Hi-Z	0	Х	Х	Х	Hi-Z

Table 3–2.	<b>TPS2228</b>	Control	Logic-	-xVPP/VCORE
		00110101	Logio	

				0			
AVCC	CONTROL SIG	NALS	OUTPUT	BVCC CONTROL SIGNALS		OUTPUT	
D8(SHDN)	D3	D2	V_AVCC	D8(SHDN)	D6	D7	V_BVCC
1	0	0	0 V	1	0	0	0 V
1	0	1	3.3 V	1	0	1	3.3 V
1	1	0	5 V	1	1	0	5 V
1	1	1	0 V	1	1	1	0 V
0	Х	Х	Hi-Z	0	Х	Х	Hi-Z

Table 3–3. TPS2228 Control Logic—xVCC

#### Table 3–4. TPS2226 Control Logic—xVPP

AVPP	CONTROL	SIGNALS		OUTPUT	BVPP CONTROL SIGNALS				OUTPUT
D8(SHDN)	D0	D1	D9	V_AVPP	D8(SHDN)	D4	D5	D10	V_BVPP
1	0	0	Х	0 V	1	0	0	Х	0 V
1	0	1	0	3.3 V	1	0	1	0	3.3 V
1	0	1	1	5 V	1	0	1	1	5 V
1	1	0	Х	12 V	1	1	0	Х	12 V
1	1	1	Х	Hi-Z	1	1	1	Х	Hi-Z
0	Х	Х	Х	Hi-Z	0	Х	Х	Х	Hi-Z

#### Table 3–5. TPS2226 Control Logic—xVCC

AVCC	CONTROL SIG	INALS	OUTPUT	BVCC CC	ONTROL SIGN	ALS	OUTPUT
D8(SHDN)	D3	D2	V_AVCC	D8(SHDN)	D6	D7	V_BVCC
1	0	0	0 V	1	0	0	0 V
1	0	1	3.3 V	1	0	1	3.3 V
1	1	0	5 V	1	1	0	5 V
1	1	1	0 V	1	1	1	0 V
0	Х	Х	Hi-Z	0	Х	Х	Hi-Z

### 3.5.5 Internal Ring Oscillator

The internal ring oscillator provides an internal clock source for the PCI6515A controller so that neither the PCI clock nor an external clock is required in order for the controller to power down a socket or interrogate a PC Card. This internal oscillator, operating nominally at 16 kHz, is always enabled.

### 3.5.6 Integrated Pullup Resistors for PC Card Interface

The *PC Card Standard* requires pullup resistors on various terminals to support both CardBus and 16-bit PC Card configurations. The PCI6515A controller has integrated all of these pullup resistors and requires no additional external components. The I/O buffer on the CSTSCHG//BVD1(STSCHG) terminal has the capability to switch to an internal pullup resistor when a 16-bit PC Card is inserted, or switch to an internal pullup resistor when a 16-bit PC Card is inserted, or switch to an internal pullup resistor requirements for the Smart Card interface are either included in the Smart Card or are part of the existing PCMCIA architecture. The controller does not require any additional components for Smart Card support.

### 3.5.7 SPKROUT and CAUDPWM Usage

The SPKROUT terminal carries the digital audio signal from the PC Card to the system. When a 16-bit PC Card is configured for I/O mode, the BVD2 terminal becomes the SPKR input terminal from the card. This terminal, in CardBus applications, is referred to as CAUDIO. SPKR passes a TTL-level binary audio signal to the PCI6515A controller. The CardBus CAUDIO signal also can pass a single-amplitude binary waveform as well as a PWM signal. The binary audio signal from the PC Card socket is enabled by bit 1 (SPKROUTEN) of the card control register (PCI offset 91h, see Section 4.37).

Older controllers support CAUDIO in binary or PWM mode, but use the same output terminal (SPKROUT). Some audio chips may not support both modes on one terminal and may have a separate terminal for binary and PWM. The PCI6515A implementation includes a signal for PWM, CAUDPWM, which can be routed to an MFUNC terminal. Bit 2 (AUD2MUX), located in the card control register, is programmed to route a CardBus CAUDIO PWM terminal to CAUDPWM. See Section 4.35, *Multifunction Routing Register*, for details on configuring the MFUNC terminals.

Figure 3-4 illustrates the SPKROUT connection.




Figure 3–4. SPKROUT Connection to Speaker Driver

### 3.5.8 LED Socket Activity Indicators

The socket activity LED indicates when a PC Card is being accessed. The LEDA1 signal can be routed to the multifunction terminals. When configured for LED output, this terminal outputs an active high signal to indicate socket activity. LEDA1 indicates socket A (card A) activity. The LED\_SKT output also indicates socket activity for either socket A or for compatability with two socket controllers. See Section 4.35, *Multifunction Routing Status Register*, for details on configuring the multifunction terminals.

The active-high LED signal is driven for 64 ms. When the LED is not being driven high, it is driven to a low state. Either of the two circuits shown in Figure 3–5 can be implemented to provide LED signaling, and the board designer must implement the circuit that best fits the application.

The LED activity signals are valid when a card is inserted, powered, and not in reset. For PC Card-16, the LED activity signals are pulsed when READY(IREQ) is low. For CardBus cards, the LED activity signals are pulsed if CFRAME, IRDY, or CREQ are active.




Figure 3–5. Sample LED Circuit

As indicated, the LED signals are driven for a period of 64 ms by a counter circuit. To avoid the possibility of the LEDs appearing to be stuck when the PCI clock is stopped, the LED signaling is cut off when the SUSPEND signal is asserted, when the PCI clock is to be stopped during the clock run protocol, or when in the D2 or D1 power state.

If any additional socket activity occurs during this counter cycle, then the counter is reset and the LED signal remains driven. If socket activity is frequent (at least once every 64 ms), then the LED signals remain driven.

### 3.5.9 CardBus Socket Registers

The PCI6515A controller contains all registers for compatibility with the *PCI Local Bus Specification* and the *PC Card Standard*. These registers, which exist as the CardBus socket registers, are listed in Table 3–6.

	0
REGISTER NAME	OFFSET
Socket event	00h
Socket mask	04h
Socket present state	08h
Socket force event	0Ch
Socket control	10h
Reserved	14h–1Ch
Socket power management	20h

#### Table 3–6. CardBus Socket Registers

## 3.5.10 48-MHz Clock Requirements

The PCI6515A controller is designed to use an external 48-MHz clock connected to the CLK\_48 terminal to provide the reference for an internal oscillator circuit. This oscillator in turn drives a PLL circuit that generates the various clocks required for the Smart Card function (Function 5) of the PCI6515A controller.

The 48-MHz clock must maintain a frequency of 48 MHz  $\pm$  0.8% over normal operating conditions. This clock must maintain a duty cycle of 40% – 60%. The PCI6515A controller requires that the 48-MHz clock be running and stable (a minimum of 10 clock pulses) before a PRST deassertion.

The following are typical specifications for crystals used with the PCI6515A controller in order to achieve the required frequency accuracy and stability.

- Crystal mode of operation: Fundamental
- Frequency tolerance @ 25°C: Total frequency variation for the complete circuit is ±100 ppm. A crystal with ±30 ppm frequency tolerance is recommended for adequate margin.
- Frequency stability (over temperature and age): A crystal with ±30 ppm frequency stability is recommended for adequate margin.

**NOTE:** The total frequency variation must be kept below  $\pm 100$  ppm from nominal with some allowance for error introduced by board and device variations. Trade-offs between frequency tolerance and stability may be made as long as the total frequency variation is less than  $\pm 100$  ppm. For example, the frequency tolerance of the crystal may be specified at 50 ppm and the temperature tolerance may be specified at 30 ppm to give a total of 80 ppm possible variation due to the crystal alone. Crystal aging also contributes to the frequency variation.

### 3.6 Serial EEPROM Interface

The PCI6515A controller has a dedicated serial bus interface that can be used with an EEPROM to load certain registers in the controller. The EEPROM is detected by a pullup resistor on the SCL terminal. See Table 3–8 for the EEPROM loading map.

### 3.6.1 Serial-Bus Interface Implementation

The PCI6515A controller drives SCL at nearly 100 kHz during data transfers, which is the maximum specified frequency for standard mode I<sup>2</sup>C. The serial EEPROM must be located at address A0h.

Some serial device applications may include PC Card power switches, card ejectors, or other devices that may enhance the user's PC Card experience. The serial EEPROM device and PC Card power switches are discussed in the sections that follow.

### 3.6.2 Accessing Serial-Bus Devices Through Software

The PCI6515A controller provides a programming mechanism to control serial bus devices through software. The programming is accomplished through a doubleword of PCI configuration space at offset B0h. Table 3–7 lists the registers used to program a serial-bus device through software.


PCI OFFSET	REGISTER NAME	DESCRIPTION
B0h	Serial-bus data	Contains the data byte to send on write commands or the received data byte on read commands.
B1h	Serial-bus index	The content of this register is sent as the word address on byte writes or reads. This register is not used in the quick command protocol.
B2h	Serial-bus slave address	Write transactions to this register initiate a serial-bus transaction. The slave device address and the $R\overline{W}$ command selector are programmed through this register.
B3h	Serial-bus control and status	Read data valid, general busy, and general error status are communicated through this register. In addition, the protocol-select bit is programmed through this register.

Table 3–7. PCI6515A Registers Used to Program Serial-Bus Devices

### 3.6.3 Serial-Bus Interface Protocol

The SCL and SDA signals are bidirectional, open-drain signals and require pullup resistors as shown in Figure 3–3. The PCI6515A controller, which supports up to 100-Kb/s data-transfer rate, is compatible with standard mode  $I^2C$  using 7-bit addressing.

All data transfers are initiated by the serial bus master. The beginning of a data transfer is indicated by a start condition, which is signaled when the SDA line transitions to the low state while SCL is in the high state, as shown in Figure 3–6. The end of a requested data transfer is indicated by a stop condition, which is signaled by a low-to-high transition of SDA while SCL is in the high state, as shown in Figure 3–6. Data on SDA must remain stable during the high state of the SCL signal, as changes on the SDA signal during the high state of SCL are interpreted as control signals, that is, a start or a stop condition.





Data is transferred serially in 8-bit bytes. The number of bytes that may be transmitted during a data transfer is unlimited; however, each byte must be completed with an acknowledge bit. An acknowledge (ACK) is indicated by the receiver pulling the SDA signal low, so that it remains low during the high state of the SCL signal. Figure 3–7 illustrates the acknowledge protocol.




Figure 3–7. Serial-Bus Protocol Acknowledge

The PCI6515A controller is a serial bus master; all other devices connected to the serial bus external to the controller are slave devices. As the bus master, the controller drives the SCL clock at nearly 100 kHz during bus cycles and places SCL in a high-impedance state (zero frequency) during idle states.

Typically, the PCI6515A controller masters byte reads and byte writes under software control. Doubleword reads are performed by the serial EEPROM initialization circuitry upon a PCI reset and may not be generated under software control. See Section 3.6.4, *Serial-Bus EEPROM Application*, for details on how the controller automatically loads the subsystem identification and other register defaults through a serial-bus EEPROM.

Figure 3–8 illustrates a byte write. The PCI6515A controller issues a start condition and sends the 7-bit slave device address and the command bit zero. A 0b in the R/W command bit indicates that the data transfer is a write. The slave device acknowledges if it recognizes the address. If no acknowledgment is received by the controller, then an appropriate status bit is set in the serial-bus control/status register (PCI offset B3h, see Section 4.49). The word address byte is then sent by the controller, and another slave acknowledgment is expected. Then the controller delivers the data byte MSB first and expects a final acknowledgment before issuing the stop condition.






Figure 3-8. Serial-Bus Protocol—Byte Write

Figure 3–9 illustrates a byte read. The read protocol is very similar to the write protocol, except the R/W command bit must be set to 1b to indicate a read-data transfer. In addition, the PCI6515A master must acknowledge reception of the read bytes from the slave transmitter. The slave transmitter drives the SDA signal during read data transfers. The SCL signal remains driven by the PCI6515A master.







### 3.6.4 Serial-Bus EEPROM Application

When the PCI bus is reset and the serial-bus interface is detected, the PCI6515A controller attempts to read the subsystem identification and other register defaults from a serial EEPROM.

This format must be followed for the controller to load initializations from a serial EEPROM. All bit fields must be considered when programming the EEPROM.

The serial EEPROM is addressed at slave address 1010 000b by the controller. All hardware address bits for the EEPROM must be tied to the appropriate level to achieve this address. The serial EEPROM chip in the sample application (Figure 3–10) assumes the 1010b high-address nibble. The lower three address bits are terminal inputs to the chip, and the sample application shows these terminal inputs tied to GND.

SERIAL ROM OFFSET	BYTE DESCRIPTION							
00h	CardBus function indicator (00h)							
01h	Number of bytes (20h)							
	PCI 04h, command register, function 0, bits 8, 6–5, 2–0							
02h	[7]	[6]	[5]	[4:3]	[2]	[1]	[0]	
	Command register, bit 8	Command register, bit 6	Command register, bit 5	RSVD	Command register, bit 2	Command register, bit 1	Command register, bit 0	
		P	CI 04h, command r	egister, functio	on 1, bits 8, 6–5, 2-	-0		
03h	[7]	[6]	[5]	[4:3]	[2]	[1]	[0]	
	Command register, bit 8	Command register, bit 6	Command register, bit 5	RSVD	Command register, bit 2	Command register, bit 1	Command register, bit 0	
04h			PCI 40h, sub	osystem vend	or ID, byte 0			
05h			PCI 41h, sub	osystem vend	or ID, byte 1			
06h			PCI 42h,	subsystem II	D, byte 0			
07h			PCI 43h,	subsystem II	D, byte 1			
08h		PCI 44h, PC C	ard 16-bit I/F legad	y mode base	address register, b	yte 0, bits 7–1		
09h		PCI 45h, I	PC Card 16-bit I/F I	egacy mode l	base address regis	ter, byte 1		
0Ah	PCI 46h, PC Card 16-bit I/F legacy mode base address register, byte 2							
0Bh		PCI 47h, I	PC Card 16-bit I/F I	egacy mode l	base address regis	ter, byte 3		
0Ch			PCI 80h, system co	ontrol, functior	n 0, byte 0, bits 6–0	)		
0Dh			PCI 80h, system	control, functi	on 1, byte 0, bit 2			
0Eh			PCI 81h,	system contro	ol, byte 1			
0Fh		R	eserved load all 0s	(PCI 82h, sy	stem control, byte 2	2)		
10h			PCI 83h,	system contro	ol, byte 3			
11h			PCI 8Ch,	MFUNC routi	ng, byte 0			
12h			PCI 8Dh,	MFUNC routi	ng, byte 1			
13h			PCI 8Eh,	MFUNC routi	ng, byte 2			
14h			PCI 8Fh,	MFUNC routi	ng, byte 3			
15h			PCI 90h	, retry status,	bits 7, 6			
16h			PCI 91	h, card contro	ol, bit 7			
17h			PCI 92h, de	vice control, b	oits 6, 5, 3–0			
18h			PCI 93h,	diagnostic, bi	its 7, 4–0			
19h	PCI A2h, po	ower-management	capabilities, function	on 0, bit 15 (b	it 7 of EEPROM off	set 16h correspon	ds to bit 15)	
1Ah	PCI A2h, po	ower-management	capabilities, function	on 1, bit 15 (bi	it 7 of EEPROM off	set 16h correspon	ds to bit 15)	
1Bh	CB Sock	et + 0Ch, function	0 socket force ever	nt, bit 27 (bit 3	of EEPROM offse	t 17h corresponds	to bit 27)	
1Ch	CB Sock	et + 0Ch, function	1 socket force ever	nt, bit 27 (bit 3	of EEPROM offse	t 18h corresponds	to bit 27)	

Table 3–8	FFPROM	Loading Map
		Luauniy Map

SERIAL ROM OFFSET	BYTE DESCRIPTION
1Dh	ExCA 00h, ExCA identification and revision, bits 7–0
1Eh	PCI 86h, general control, byte 0, bits 7–0
1Fh	PCI 87h, general control, byte 1, bits 7, 6, 4–0
20h	PCI 89h, GPE enable, bits 7, 6, 4–0
21h	PCI 8Bh, general-purpose output, bits 4–0
4Fh	PCI Smart Card function indicator (05h)
50h	Number of bytes (0Eh)
51h	PCI 09h, class code, byte 0
52h	PCI 0Ah, class code, byte 1
53h	PCI 0Bh, class code, byte 2
54h	PCI 2Ch, subsystem vendor ID, byte 0
55h	PCI 2Dh, subsystem vendor ID, byte 1
56h	PCI 2Eh, subsystem ID, byte 0
57h	PCI 2Fh, subsystem ID, byte 1
58h	PCI 4Ch, general control bits 6–0
59h	PCI 58h, Smart Card configuration 1, byte 0
5Ah	PCI 59h, Smart Card configuration 1, byte 1
5Bh	PCI 5Ah, Smart Card configuration 1, byte 2
5Ch	PCI 5Bh, Smart Card configuration 1, byte 3
5Dh	PCI 5Ch, Smart Card configuration 2, byte 0
5Eh	PCI 5Dh, Smart Card configuration 2, byte 1
5Fh	End-of-list indicator (80h)

#### Table 3–8. EEPROM Loading Map (Continued)

## 3.7 Programmable Interrupt Subsystem

Interrupts provide a way for I/O devices to let the microprocessor know that they require servicing. The dynamic nature of PC Cards and the abundance of PC Card I/O applications require substantial interrupt support from the PCI6515A controller. The controller provides several interrupt signaling schemes to accommodate the needs of a variety of platforms. The different mechanisms for dealing with interrupts in this controller are based on various specifications and industry standards. The ExCA register set provides interrupt control for some 16-bit PC Card functions, and the CardBus socket register set provides interrupt control for the CardBus PC Card functions. The controller is, therefore, backward compatible with existing interrupt control register definitions, and new registers have been defined where required.

The PCI6515A controller detects PC Card interrupts and events at the PC Card interface and notifies the host controller using one of several interrupt signaling protocols. To simplify the discussion of interrupts in the controller, PC Card interrupts are classified either as card status change (CSC) or as functional interrupts.

The method by which any type of PCI6515A interrupt is communicated to the host interrupt controller varies from system to system. The controller offers system designers the choice of using parallel PCI interrupt signaling, parallel ISA-type IRQ interrupt signaling, or the IRQSER serialized ISA and/or PCI interrupt protocol. It is possible to use the parallel PCI interrupts in combination with either parallel IRQs or serialized IRQs, as detailed in the sections that follow. All interrupt signaling is provided through the seven multifunction terminals, MFUNC0–MFUNC6.

### 3.7.1 PC Card Functional and Card Status Change Interrupts

PC Card functional interrupts are defined as requests from a PC Card application for interrupt service and are indicated by asserting specially-defined signals on the PC Card interface. Functional interrupts are generated by 16-bit I/O PC Cards and by CardBus PC Cards.

Card status change (CSC)-type interrupts are defined as events at the PC Card interface that are detected by the PCI6515A controller and may warrant notification of host card and socket services software for service. CSC events include both card insertion and removal from the PC Card socket, as well as transitions of certain PC Card signals.

Table 3–9 summarizes the sources of PC Card interrupts and the type of card associated with them. CSC and functional interrupt sources are dependent on the type of card inserted in the PC Card socket. The three types of cards that can be inserted into any PC Card socket are:

- 16-bit memory card
- 16-bit I/O card
- CardBus cards

CARD TYPE	EVENT	MASK	FLAG	
101.1	Battery conditions (BVD1, BVD2)	ExCA offset 05h/805h bits 1 and 0	ExCA offset 04h/804h bits 1 and 0	
16-bit memory	Wait states (READY)	ExCA offset 05h/805h bit 2	ExCA offset 04h/804h bit 2	
16-bit I/O	Change in card status (STSCHG)	ExCA offset 05h/805h bit 0	ExCA offset 04h/804h bit 0	
16-bit I/O	Interrupt request (IREQ)	Always enabled	PCI configuration offset 91h bit 0	
All 16-bit PC Cards/ Smart Card adapters	Power cycle complete	ExCA offset 05h/805h bit 3	ExCA offset 04h/804h bit 3	
	Change in card status (CSTSCHG)	Socket mask bit 0	Socket event bit 0	
CardBus	Interrupt request (CINT)	Always enabled	PCI configuration offset 91h bit 0	
CaruBus	Power cycle complete	Socket mask bit 3	Socket event bit 3	
	Card insertion or removal	Socket mask bits 2 and 1	Socket event bits 2 and 1	

#### Table 3–9. Interrupt Mask and Flag Registers

Functional interrupt events are valid only for 16-bit I/O and CardBus cards; that is, the functional interrupts are not valid for 16-bit memory cards. Furthermore, card insertion and removal-type CSC interrupts are independent of the card type.

T-11-0 40			Description
Table 3–10.	PC Card Interrup	ot Events and	Description

CARD TYPE	EVENT	TYPE	SIGNAL	DESCRIPTION
	Battery conditions	CSC	CSTSCHG//BVD1(STSCHG)	A transition on BVD1 indicates a change in the PC Card battery conditions.
16-bit memory	(BVD1, BVD2)	CSC	CAUDIO//BVD2(SPKR)	A transition on BVD2 indicates a change in the PC Card battery conditions.
mennery	Wait states (READY)	CSC	CINT//READY(IREQ)	A transition on READY indicates a change in the ability of the memory PC Card to accept or provide data.
16-bit I/O	Chan <u>ge in card</u> status (STSCHG)	CSC	CSTSCHG//BVD1(STSCHG)	The assertion of STSCHG indicates a status change on the PC Card.
16-bit I/O	Interrupt request (IREQ)	Functional	CINT//READY(IREQ)	The assertion of IREQ indicates an interrupt request from the PC Card.
OralDar	Change in card status (CSTSCHG)	CSC	CSTSCHG//BVD1(STSCHG)	The assertion of CSTSCHG indicates a status change on the PC Card.
CardBus	Interrupt request (CINT)	Functional	CINT//READY(IREQ)	The assertion of CINT indicates an interrupt request from the PC Card.
All PC Cards/ Smart Card	Card insertion or removal	CSC	CCD1//CD1, CCD2//CD2	A transition on either CCD1//CD1 or CCD2//CD2 indicates an insertion or removal of a 16-bit or CardBus PC Card.
adapters	Power cycle complete	CSC	N/A	An interrupt is generated when a PC Card power-up cycle has completed.

The naming convention for PC Card signals describes the function for CardBus, 16-bit memory, and 16-bit I/O cards. For example, CINT//READY(IREQ) includes CINT for CardBus cards, READY for 16-bit memory cards, and IREQ for 16-bit I/O cards. The CardBus signal name is first. The 16-bit memory card signal name follows after a double slash (//) with the I/O card signal name next, enclosed in parentheses.

The 1997 PC Card Standard describes the power-up sequence that must be followed by the controller when an insertion event occurs and the host requests that the socket  $V_{CC}$  and  $V_{PP}$  be powered. Upon completion of this power-up sequence, the PCI6515A interrupt scheme can be used to notify the host system (see Table 3–10), denoted by the power cycle complete event. This interrupt source is considered a PCI6515A internal event, because it depends on the completion of applying power to the socket rather than on a signal change at the PC Card interface.

### 3.7.2 Interrupt Masks and Flags

Host software may individually mask (or disable) most of the potential interrupt sources listed in Table 3–10 by setting the appropriate bits in the controller. By individually masking the interrupt sources listed, software can control those events that cause a PCI6515A interrupt. Host software has some control over the system interrupt the controller asserts by programming the appropriate routing registers. The controller allows host software to route PC Card CSC and PC Card functional interrupts to separate system interrupts. Interrupt routing somewhat specific to the interrupt signaling method used is discussed in more detail in the following sections.

When an interrupt is signaled by the controller, the interrupt service routine must determine which of the events listed in Table 3–9 caused the interrupt. Internal registers in the controller provide flags that report the source of an interrupt. By reading these status bits, the interrupt service routine can determine the action to be taken.

Table 3–9 details the registers and bits associated with masking and reporting potential interrupts. All interrupts can be masked except the functional PC Card interrupts, and an interrupt status flag is available for all types of interrupts.

Notice that there is not a mask bit to stop the controller from passing PC Card functional interrupts through to the appropriate interrupt scheme. These interrupts are not valid until the card is properly powered, and there must never be a card interrupt that does not require service after proper initialization.

Table 3–9 lists the various methods of clearing the interrupt flag bits. The flag bits in the ExCA registers (16-bit PC Card-related interrupt flags) can be cleared using two different methods. One method is an explicit write of 1b to the flag bit to clear and the other is by reading the flag bit register. The selection of flag bit clearing methods is made by bit 2 (IFCMODE) in the ExCA global control register (ExCA offset 1Eh/81Eh, see Section 5.20), and defaults to the flag-cleared-on-read method.

The CardBus-related interrupt flags can be cleared by an explicit write of 1b to the interrupt flag in the socket event register (see Section 6.1). Although some of the functionality is shared between the CardBus registers and the ExCA registers, software must not program the chip through both register sets when a CardBus card is functioning.

### 3.7.3 Using Parallel IRQ Interrupts

The seven multifunction terminals, MFUNC6–MFUNC0, implemented in the controller can be routed to obtain a subset of the ISA IRQs. The IRQ choices provide ultimate flexibility in PC Card host interruptions. To use the parallel ISA-type IRQ interrupt signaling, software must program the device control register (PCI offset 92h, see Section 4.38), to select the parallel IRQ signaling scheme. See Section 4.35, *Multifunction Routing Status Register*, for details on configuring the multifunction terminals.

A system using parallel IRQs requires (at a minimum) one PCI terminal, <u>INTA</u>, to signal CSC events. This requirement is dictated by certain card and socket-services software. The <u>INTA</u> requirement calls for routing the MFUNC0 terminal for <u>INTA</u> signaling. The INTRTIE bit is used, in this case, to route socket interrupt events to <u>INTA</u>. This leaves (at a maximum) six different IRQs to support legacy 16-bit PC Card functions.

As an example, suppose the six IRQs used by legacy PC Card applications are IRQ3, IRQ4, IRQ5, IRQ9, IRQ10, and IRQ15. The multifunction routing status register must be programmed to a value of 0A9F 5432h. This value routes the MFUNC0 terminal to INTA signaling and routes the remaining terminals as illustrated in Figure 3–11. Not shown is that INTA must also be routed to the programmable interrupt controller (PIC), or to some circuitry that provides parallel PCI interrupts to the host.




Figure 3–11. IRQ Implementation

Power-on software is responsible for programming the multifunction routing status register to reflect the IRQ configuration of a system implementing the controller. The multifunction routing status register is a global register that is shared between the four PCI6515A functions. See Section 4.35, *Multifunction Routing Status Register*, for details on configuring the multifunction terminals.

The parallel ISA-type IRQ signaling from the MFUNC6–MFUNC0 terminals is compatible with the input signal requirements of the 8259 PIC. The parallel IRQ option is provided for system designs that require legacy ISA IRQs. Design constraints may demand more MFUNC6–MFUNC0 IRQ terminals than the PCI6515A controller makes available.

## 3.7.4 Using Parallel PCI Interrupts

Parallel PCI interrupts are available when exclusively in parallel PCI interrupt/parallel ISA IRQ signaling mode, and when only IRQs are serialized with the IRQSER protocol. The INTA, INTB, INTC, and INTD can be routed to MFUNC terminals (MFUNC0, MFUNC1, MFUNC2, and MFUNC4). If bit 29 (INTRTIE) is set in the system control register (PCI offset 80h, see Section 4.29), then INTA and INTB are tied internally. When the TIEALL bit is set, all four functions return a value of 01h on reads from the interrupt pin register for both parallel and serial PCI interrupts.

The INTRTIE and TIEALL bits affect the read-only value provided through accesses to the interrupt pin register (PCI offset 3Dh, see Section 4.24). Table 3–11 summarizes the interrupt signaling modes.

INTRTIE Bit	TIEALL Bit	INTPIN Function 0 (CardBus)	INTPIN Function 5 (Smart Card)			
0	0	0x01 (INTA)	Determined by bits 6–5 (INT_SEL field) in Smart Card			
1	0	0x01 (INTA)	general control register (see Section 7.21)			
Х	1	0x01 (INTA)	0x01 (ĪNTĀ)			

Table 3–11. Interrupt Pin Register Cross Reference

### 3.7.5 Using Serialized IRQSER Interrupts

The serialized interrupt protocol implemented in the controller uses a single terminal to communicate all interrupt status information to the host controller. The protocol defines a serial packet consisting of a start cycle, multiple interrupt indication cycles, and a stop cycle. All data in the packet is synchronous with the PCI clock. The packet data describes 16 parallel ISA IRQ signals and the optional 4 PCI interrupts INTA, INTB, INTC, and INTD. For details on the IRQSER protocol, refer to the document *Serialized IRQ Support for PCI Systems*.

## 3.7.6 SMI Support in the PCI6515A Controller

The controller provides a mechanism for interrupting the system when power changes have been made to the PC Card socket interfaces. The interrupt mechanism is designed to fit into a system maintenance interrupt (SMI) scheme. SMI interrupts are generated by the controller, when enabled, after either a write cycle to the socket control register (CB offset 10h, see Section 6.5) of the CardBus register set, or the ExCA power control register (ExCA offset 02h/802h, see Section 5.3) causes a power cycle change sequence to be sent on the power switch interface.

The SMI control is programmed through three bits in the system control register (PCI offset 80h, see Section 4.29). These bits are SMIROUTE (bit 26), SMISTATUS (bit 25), and SMIENB (bit 24). Table 3–12 describes the SMI control bits function.

BIT NAME	FUNCTION
SMIROUTE	This shared bit controls whether the SMI interrupts are sent as a CSC interrupt or as IRQ2.
SMISTAT	This socket-dependent bit is set when an SMI interrupt is pending. This status flag is cleared by writing back a 1b.
SMIENB	When set, SMI interrupt generation is enabled.


The CSC interrupt can be either level or edge mode, depending upon the CSCMODE bit in the ExCA global control register (ExCA offset 1Eh/81Eh, see Section 5.20).

If IRQ2 is selected by SMIROUTE, then the IRQSER signaling protocol supports SMI signaling in the IRQ2 IRQ/Data slot. In a parallel ISA IRQ system, the support for an active low IRQ2 is provided only if IRQ2 is routed to either MFUNC3 or MFUNC6 through the multifunction routing status register (PCI offset 8Ch, see Section 4.35).

#### 3.8 Power Management Overview

In addition to the low-power CMOS technology process used for the controller, various features are designed into the controller to allow implementation of popular power-saving techniques. These features and techniques are as follows:

- Clock run protocol
- CardBus PC Card power management
- 16-bit PC Card power management
- Suspend mode
- Ring indicate
- PCI power management
- CardBus bridge power management
- ACPI support



<sup>†</sup> The system connection to GRST is implementation-specific. GRST must be asserted on initial power up of the PCI6515A controller. PRST must be asserted for subsequent warm resets.

#### Figure 3–12. System Diagram Implementing CardBus Device Class Power Management

### 3.8.1 Integrated Low-Dropout Voltage Regulator (LDO-VR)

The controller requires 1.5-V core voltage. The core power can be supplied by the controller itself using the internal LDO-VR. The core power can be alternatively supplied by an external power supply through the VR\_PORT terminal. Table 3–13 lists the requirements for both the internal core power supply and the external core power supply.

Table 3–13.	Requirements for Internal/External 1.5-V Core Power Supply	/
10010 0 101		,

SUPPLY	٧ <sub>CC</sub>	VR_EN	VR_PORT	NOTE
Internal	3.3 V	GND	1.5-V output	Internal 1.5-V LDO-VR is enabled. A 1.0- $\mu$ F bypass capacitor is required on the VR_PORT terminal for decoupling. This output is not for external use.
External	3.3 V	VCC	1.5-V input	Internal 1.5-V LDO-VR is disabled. An external 1.5-V power supply, of minimum 50-mA capacity, is required. A 0.1- $\mu$ F bypass capacitor on the VR_PORT terminal is required.

### 3.8.2 CardBus (Function 0) Clock Run Protocol

The PCI CLKRUN feature is the primary method of power management on the PCI interface of the controller. CLKRUN signaling is provided through the MFUNC6 terminal. Since some chip sets do not implement CLKRUN, this is not always available to the system designer, and alternate power-saving features are provided. For details on the CLKRUN protocol see the PCI Mobile Design Guide.

The controller does not permit the central resource to stop the PCI clock under any of the following conditions:

- Bit 1 (KEEPCLK) in the system control register (PCI offset 80h, see Section 4.29) is set.
- The 16-bit PC Card resource manager is busy.
- The PCI6515A CardBus master state machine is busy. A cycle may be in progress on CardBus.
- The PCI6515A master is busy. There may be posted data from CardBus to PCI in the controller.
- Interrupts are pending.
- The CardBus CCLK for the socket has not been stopped by the CCLKRUN manager.
- PC Card interrogation is in progress.

The controller restarts the PCI clock using the CLKRUN protocol under any of the following conditions:

- A 16-bit PC Card IREQ or a CardBus CINT has been asserted by either card.
- A CardBus CBWAKE (CSTSCHG) or 16-bit PC Card STSCHG/RI event occurs in the socket.
- A CardBus attempts to start the CCLK using CCLKRUN.
- A CardBus card arbitrates for the CardBus bus using CREQ.

- Bit 1 (KEEPCLK) in the system control register (PCI offset 80h, see Section 4.29) is set.
- Data is in any of the FIFOs (receive or transmit).
- The master state machine is busy.
- There are pending interrupts.

#### 3.8.3 CardBus PC Card Power Management

The controller implements its own card power-management engine that can turn off the CCLK to a socket when there is no activity to the CardBus PC Card. The PCI clock-run protocol is followed on the CardBus CCLKRUN interface to control this clock management.

#### 3.8.4 16-Bit PC Card Power Management

The COE bit (bit 7) of the ExCA power control register (ExCA offset 02h/802h, see Section 5.3) and PWRDWN bit (bit 0) of the ExCA global control register (ExCA offset 1Eh/81Eh, see Section 5.20) are provided for 16-bit PC Card power management. The COE bit places the card interface in a high-impedance state to save power. The power savings when using this feature are minimal. The COE bit resets the PC Card when used, and the PWRDWN bit does not. Furthermore, the PWRDWN bit is an automatic COE, that is, the PWRDWN performs the COE function when there is no card activity.

**NOTE:** The 16-bit PC Card must implement the proper pullup resistors for the COE and PWRDWN modes.

#### 3.8.5 Suspend Mode

The SUSPEND signal, provided for backward compatibility, gates the PRST (PCI reset) signal and the GRST (global reset) signal from the controller. Besides gating PRST and GRST, SUSPEND also gates PCLK inside the controller in order to minimize power consumption.

It must also be noted that asynchronous signals, such as card status change interrupts and RI\_OUT, can be passed to the host system without a PCI clock. However, if card status change interrupts are routed over the serial interrupt stream, then the PCI clock must be restarted in order to pass the interrupt, because neither the internal oscillator nor an external clock is routed to the serial-interrupt state machine. Figure 3–13 is a signal diagram of the suspend function.

Principles of Operation




Figure 3–13. Signal Diagram of Suspend Function

### 3.8.6 Requirements for Suspend Mode

The suspend mode prevents the clearing of all register contents on the assertion of reset (PRST or GRST) which would require the reconfiguration of the controller by software. Asserting the SUSPEND signal places the PCI outputs of the controller in a high-impedance state and gates the PCLK signal internally to the controller unless a PCI transaction is currently in process (GNT is asserted). It is important that the PCI bus not be parked on the controller when SUSPEND is asserted because the outputs are in a high-impedance state.

The GPIOs, MFUNC signals, and RI\_OUT signal are all active during SUSPEND, unless they are disabled in the appropriate registers.

### 3.8.7 Ring Indicate

The  $\overline{\text{RI}_\text{OUT}}$  output is an important feature in power management, allowing a system to go into a suspended mode and wake-up on modem rings and other card events. TI-designed flexibility permits this signal to fit wide platform requirements.  $\overline{\text{RI}_\text{OUT}}$  on the PCI6515A controller can be asserted under any of the following conditions:

- A 16-bit PC Card modem in a powered socket asserts RI to indicate to the system the presence of an incoming call.
- A powered down CardBus card asserts CSTSCHG (CBWAKE) requesting system and interface wake-up.
- A powered CardBus card asserts CSTSCHG from the insertion/removal of cards or change in battery voltage levels.

Figure 3–14 shows various enable bits for the RI\_OUT function; however, it does not show the masking of CSC events. See Table 3–9 for a detailed description of CSC interrupt masks and flags.




Figure 3–14. RI\_OUT Functional Diagram

RI from the 16-bit PC Card interface is masked by bit 7 (RINGEN) in the ExCA interrupt and general control register (ExCA offset 03h/803h, see Section 5.4). This is only applicable when a 16-bit card is powered in the socket.

The CBWAKE signaling to RI\_OUT is enabled through the same mask as the CSC event for CSTSCHG. The mask bit (bit 0, CSTSMASK) is programmed through the socket mask register (CB offset 04h, see Section 6.2) in the CardBus socket registers.

RI\_OUT can be routed through any of three different pins, RI\_OUT/PME, MFUNC2, or MFUNC4. The RI\_OUT function is enabled by setting bit 7 (RIENB) in the card control register (PCI offset 91h, see Section 4.37). The PME function is enabled by setting bit 8 (PME\_ENABLE) in the power-management control/status register (PCI offset A4h, see Section 4.43). When bit 0 (RIMUX) in the system control register (PCI offset 80h, see Section 4.29) is set to 0b, both the RI\_OUT function and the PME function are routed to the RI\_OUT/PME terminal. If both functions are enabled and RIMUX is set to 0b, then the RI\_OUT/PME terminal becomes RI\_OUT only and PME assertions are never seen. Therefore, in a system using both the RI\_OUT function and the PME function, RIMUX must be set to 1b and RI\_OUT must be routed to either MFUNC2 or MFUNC4.

### 3.8.8 PCI Power Management

#### 3.8.8.1 CardBus Power Management (Function 0)

The PCI Bus Power Management Interface Specification for PCI to CardBus Bridges establishes the infrastructure required to let the operating system control the power of PCI functions. This is accomplished by defining a standard PCI interface and operations to manage the power of PCI functions on the bus. The PCI bus and the PCI functions can be assigned one of seven power-management states, resulting in varying levels of power savings.

The seven power-management states of PCI functions are:

- D0-uninitialized Before controller configuration, controller not fully functional
- D0-active Fully functional state
- D1 Low-power state
- D2 Low-power state
- D3<sub>hot</sub> Low-power state. Transition state before D3<sub>cold</sub>
- D3<sub>cold</sub> PME signal-generation capable. Main power is removed and VAUX is available.
- D3<sub>off</sub> No power and completely nonfunctional
- NOTE 1: In the D0-uninitialized state, the PCI6515A controller does not generate PME and/or interrupts. When bits 0 (IO\_EN) and 1 (MEM\_EN) of the command register (PCI offset 04h, see Section 4.4) are both set, the controller switches the state to D0-active. Transition from D3<sub>cold</sub> to the D0-uninitialized state happens at the deassertion of PRST. The assertion of GRST forces the controller to the D0-uninitialized state immediately.
- NOTE 2: The PWR\_STATE bits (bits 1–0) of the power-management control/status register (PCI offset A4h, see Section 4.43) only code for four power states, D0, D1, D2, and D3<sub>hot</sub>. The differences between the three D3 states is invisible to the software because the controller is not accessible in the D3<sub>cold</sub> or D3<sub>off</sub> state.

Similarly, bus power states of the PCI bus are B0–B3. The bus power states B0–B3 are derived from the device power state of the originating bridge device.

For the operating system (OS) to manage the controller power states on the PCI bus, the PCI function must support four power-management operations. These operations are:

- Capabilities reporting
- Power status reporting
- Setting the power state
- System wake-up

The OS identifies the capabilities of the PCI function by traversing the new capabilities list. The presence of capabilities in addition to the standard PCI capabilities is indicated by 1b in bit 4 (CAPLIST) of the status register (PCI offset 06h, see Section 4.5).

The capabilities pointer provides access to the first item in the linked list of capabilities. For the controller, a CardBus bridge with PCI configuration space header type 2, the capabilities pointer is mapped to an offset of 14h. The first byte of each capability register block is required to be a unique ID of that capability. PCI power management has been assigned an ID of 01h. The next byte is a pointer to the next pointer item in the list of capabilities. If there are no more items in the list, then the next item pointer must be set to 0. The registers following the next item pointer are specific to the capability of the function. The PCI power-management capability implements the register block outlined in Table 3–14.

#### Table 3–14. Power-Management Registers

	REGISTER NAME		OFFSET	
Power-management capabilities		Next item pointer	Capability ID	A0h
Data	Data Power-management control/status register bridge support extensions		control/status (CSR)	A4h

The power-management capabilities register (PCI offset A2h, see Section 4.42) provides information on the capabilities of the function related to power management. The power-management control/status register (PCI offset A4h, see Section 4.43) enables control of power-management states and enables/monitors power-management events. The data register is an optional register that can provide dynamic data.

For more information on PCI power management, see the PCI Bus Power Management Interface Specification for PCI to CardBus Bridges.

#### 3.8.8.2 Smart Card (Function 5) Power Management

The *PCI Bus Power Management Interface Specification* is applicable for the Smart Card dedicated sockets. This function supports the D0 and D3 power states.

Table 3–15. F	Function 5	<b>Power-Manage</b>	ment Registers
---------------	------------	---------------------	----------------

REGISTER NAME		OFFSET		
Power-management capabilities Next item pointer Capability ID		44h		
Data	Power-management control/status register bridge support extensions	Power-management	control/status (CSR)	48h

#### 3.8.9 CardBus Bridge Power Management

The *PCI Bus Power Management Interface Specification for PCI to CardBus Bridges* was approved by PCMCIA in December of 1997. This specification follows the device and bus state definitions provided in the *PCI Bus Power Management Interface Specification* published by the PCI Special Interest Group (SIG). The main issue addressed in the *PCI Bus Power Management Interface Specification for PCI to CardBus Bridges* is wake-up from D3<sub>hot</sub> or D3<sub>cold</sub> without losing wake-up context (also called PME context).

The specific issues addressed by the *PCI Bus Power Management Interface Specification for PCI to CardBus Bridges* for D3 wake-up are as follows:

- Preservation of device context. The specification states that a reset must occur during the transition from D3 to D0. Some method to preserve wake-up context must be implemented so that the reset does not clear the PME context registers.
- Power source in D3<sub>cold</sub> if wake-up support is required from this state.


The PCI6515A controller addresses these D3 wake-up issues in the following manner:

- Two resets are provided to handle preservation of PME context bits:
  - Global reset (GRST) is used only on the initial boot up of the system after power up. It places the controller in its default state and requires BIOS to configure the controller before becoming fully functional.
  - PCI reset (PRST) has dual functionality based on whether <u>PME</u> is enabled or not. If <u>PME</u> is enabled, then <u>PME</u> context is preserved. If <u>PME</u> is not enabled, then <u>PRST</u> acts the same as a normal PCI reset.
     Please see the master list of <u>PME</u> context bits in Section 3.8.11.
- Power source in D3<sub>cold</sub> if wake-up support is required from this state. Since V<sub>CC</sub> is removed in D3<sub>cold</sub>, an auxiliary power source must be supplied to the PCI6515A V<sub>CC</sub> terminals. Consult the PCI14xx Implementation Guide for D3 Wake-Up or the PCI Power Management Interface Specification for PCI to CardBus Bridges for further information.

### 3.8.10 ACPI Support

The Advanced Configuration and Power Interface (ACPI) Specification provides a mechanism that allows unique pieces of hardware to be described to the ACPI driver. The controller offers a generic interface that is compliant with ACPI design rules.

Two doublewords of general-purpose ACPI programming bits reside in PCI configuration space at offset 88h. The programming model is broken into status and control functions. In compliance with ACPI, the top level event status and enable bits reside in the general-purpose event status register (PCI offset 88h, see Section 4.31) and general-purpose event enable register (PCI offset 89h, see Section 4.32). The status and enable bits are implemented as defined by ACPI and illustrated in Figure 3–15.





The status and enable bits generate an event that allows the ACPI driver to call a control method associated with the pending status bit. The control method can then control the hardware by manipulating the hardware control bits or by investigating child status bits and calling their respective control methods. A hierarchical implementation would be somewhat limiting, however, as upstream devices would have to remain in some level of power state to report events.

For more information of ACPI, see the Advanced Configuration and Power Interface (ACPI) Specification.

## 3.8.11 Master List of <u>PME</u> Context Bits and Global Reset-Only Bits

PME context bit means that the bit is cleared only by the assertion of GRST when the PME enable bit, bit 8 of the power management control/status register (PCI offset A4h, see Section 4.43) is set. If PME is not enabled, then these bits are cleared when either PRST or GRST is asserted.

The PME context bits (function 0) are:

• Bridge control register (PCI offset 3Eh, see Section 4.25): bit 6

- System control register (PCI offset 80h, see Section 4.29): bits 10-8
- Power management control/status register (PCI offset A4h, see Section 4.43): bit 15
- ExCA power control register (ExCA 802h, see Section 5.3): bits 7, 5 (82365SL mode only), 4, 3, 1, 0
- ExCA interrupt and general control (ExCA 803h see Section 5.4): bits 6, 5
- ExCA card status-change register (ExCA 804h, see Section 5.5): bits 3–0
- ExCA card status-change interrupt configuration register (ExCA 805h, see Section 5.6): bits 3-0
- ExCA card detect and general control register (ExCA 816h, see Section 5.19): bits 7, 6
- Socket event register (CardBus offset 00h, see Section 6.1): bits 3–0
- Socket mask register (CardBus offset 04h, see Section 6.2): bits 3–0
- Socket present state register (CardBus offset 08h, see Section 6.3): bits 13-7, 5-1
- Socket control register (CardBus offset 10h, see Section 6.5): bits 6–4, 2–0

Global reset-only bits, as the name implies, are cleared only by GRST. These bits are never cleared by PRST, regardless of the setting of the PME enable bit. The GRST signal is gated only by the SUSPEND signal. This means that assertion of SUSPEND blocks the GRST signal internally, thus preserving all register contents. Figure 3–12 is a diagram showing the application of GRST and PRST.

The global reset-only bits (function 0) are:

- Status register (PCI offset 06h, see Section 4.5): bits 15–11, 8
- Secondary status register (PCI offset 16h, see Section 4.14): bits 15–11, 8
- Subsystem vendor ID register (PCI offset 40h, see Section 4.26): bits 15-0
- Subsystem ID register (PCI offset 42h, see Section 4.27): bits 15-0
- PC Card 16-bit I/F legacy-mode base-address register (PCI offset 44h, see Section 4.28): bits 31–0
- System control register (PCI offset 80h, see Section 4.29): bits 31–24, 22–13, 11, 6–0
- General control register (PCI offset 86h, see Section 4.30): bits 13–10, 7, 5–3, 1, 0
- General-purpose event status register (PCI offset 88h, see Section 4.31): bits 7, 6, 4–0
- General-purpose event enable register (PCI offset 89h, see Section 4.32): bits 7, 6, 4–0
- General-purpose output register (PCI offset 8Bh, see Section 4.34): bits 4-0
- Multifunction routing register (PCI offset 8Ch, see Section 4.35): bits 31–0
- Retry status register (PCI offset 90h, see Section 4.36): bits 7–5, 3, 1
- Card control register (PCI offset 91h, see Section 4.37): bits 7, 2–0
- Device control register (PCI offset 92h, see Section 4.38): bits 7–5, 3–0
- Diagnostic register (PCI offset 93h, see Section 4.39): bits 7-0
- Power management capabilities register (PCI offset A2h, see Section 4.42): bit 15
- Power management CSR register (PCI offset A4h, see Section 4.43): bits 15, 8
- Serial bus data register (PCI offset B0h, see Section 4.46): bits 7–0
- Serial bus index register (PCI offset B1h, see Section 4.47): bits 7-0
- Serial bus slave address register (PCI offset B2h, see Section 4.48): bits 7–0
- Serial bus control/status register (PCI offset B3h, see Section 4.49): bits 7, 3-0
- ExCA identification and revision register (ExCA 800h, see Section 5.1): bits 7-0
- ExCA global control register (ExCA 81Eh, see Section 5.20): bits 2-0
- CardBus socket power management register (CardBus 20h, see Section 6.6): bits 25, 24

The global reset-only (function 5) register bits:

- Subsystem vendor ID register (PCI offset 2Ch, see Section 7.9): bits 15–0
- Subsystem ID register (PCI offset 2Eh, see Section 7.10): bits 15–0
- Power management control and status register (PCI offset 48h, see Section 7.18): bits 15, 8, 1, 0
- General control register (PCI offset 4Ch, see Section 7.21): bits 6–4, 2–0
- Smart card configuration register (PCI offset 58h, see Section 7.23): bits 24, 20, 16, 12, 4, 0

# 4 PC Card Controller Programming Model

This chapter describes the PCI configuration registers that make up the 256-byte PCI configuration header for each function.

Any bit followed by a  $\dagger$  is not cleared by the assertion of PRST (see *CardBus Bridge Power Management*, Section 3.8.9, for more details) if PME is enabled (PCI offset A4h, bit 8). In this case, these bits are cleared only by GRST. If PME is not enabled, then these bits are cleared by GRST or PRST. These bits are sometimes referred to as PME context bits and are implemented to allow PME context to be preserved during the transition from D3<sub>hot</sub> or D3<sub>cold</sub> to D0.

If a bit is followed by a ‡, then this bit is cleared only by GRST in all cases (not conditional on PME being enabled). These bits are intended to maintain device context such as interrupt routing and MFUNC programming during warm resets.

A bit description table, typically included when the register contains bits of more than one type or purpose, indicates bit field names, a detailed field description, and field access tags which appear in the *type* column. Table 4–1 describes the field access tags.

ACCESS TAG	NAME	MEANING
R	Read	Field can be read by software.
W	Write	Field can be written by software to any value.
S	Set	Field can be set by a write of 1b. Writes of 0b have no effect.
С	Clear	Field can be cleared by a write of 1b. Writes of 0b have no effect.
U	Update	Field can be autonomously updated by the controller.

 Table 4–1. Bit Field Access Tag Descriptions

## 4.1 PCI Configuration Register Map (Function 0)

The controller is a multifunction PCI device, and the PC Card controller is integrated as PCI function 0. The configuration header, compliant with the *PCI Local Bus Specification* as a CardBus bridge header, is *PC99/PC2001* compliant as well. Table 4–2 illustrates the PCI configuration register map, which includes both the predefined portion of the configuration space and the user-definable registers.

	REGISTE	RNAME		OFFSET
Device ID Vendor ID				00h
Status ‡ Command				04h
	Class code		Revision ID	08h
BIST	Header type	Latency timer	Cache line size	0Ch
	CardBus socket registers/E	xCA base address register		10h
Seconda	iry status ‡	Reserved	Capability pointer	14h
CardBus latency timer	Subordinate bus number	CardBus bus number	PCI bus number	18h
	CardBus memory	y base register 0		1Ch
	CardBus memor	ry limit register 0		20h
	CardBus memory	y base register 1		24h
	CardBus memor	ry limit register 1		28h
CardBus I/O base register 0				
CardBus I/O limit register 0				
CardBus I/O base register 1				
	CardBus I/O I	imit register 1		38h

 Table 4–2. Function 0 PCI Configuration Register Map

<sup>‡</sup>One or more bits in this register are cleared only by the assertion of GRST.

	REGISTER	RNAME		OFFSET					
Bridge	control †	Interrupt pin	Interrupt line	3Ch					
Subsys	stem ID ‡	Subsystem	vendor ID ‡	40h					
	PC Card 16-bit I/F legacy	-mode base-address ‡		44h					
	Reserved								
	System co	ontrol †‡		80h					
Genera	l control ‡	Rese	84h						
General-purpose output ‡	General-purpose input	General-purpose event enable ‡	General-purpose event status ‡	88h					
	Multifunction routing status ‡								
Diagnostic ‡	Device control ‡	Card control ‡	Retry status ‡	90h					
	Reser	ved		94h-9C					
Power manager	ment capabilities ‡	Next item pointer	Capability ID	A0h					
Power management data (Reserved)	Power management control/status bridge support extensions	Power management	nt control/status †‡	A4h					
	Reser	ved		A8h–AC					
Serial bus control/status ‡	Serial bus slave address ‡	Serial bus index ‡	Serial bus data ‡	B0h					
	Reser	ved		B4h-FC					

#### Table 4–2. Function 0 PCI Configuration Register Map (Continued)

<sup>†</sup> One or more bits in this register are PME context bits and can be cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST.

<sup>‡</sup>One or more bits in this register are cleared only by the assertion of GRST.

### 4.2 Vendor ID Register

The vendor ID register contains a value allocated by the PCI SIG that identifies the manufacturer of the PCI device. The vendor ID assigned to Texas Instruments is 104Ch.

Register offset:	00h (Function 0)
Register type:	Read-only
Default value:	104Ch

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	1	0	0	0	0	0	1	0	0	1	1	0	0

## 4.3 Device ID Register Function 0

This read-only register contains the device ID assigned by TI to the CardBus controller functions (PCI function 0).

Register offset:	02h (Function 0)
Register type:	Read-only
Default value:	8036h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	1	0	0	0	0	0	0	0	0	0	1	1	0	1	1	0

## 4.4 Command Register

The PCI command register provides control over the interface to the PCI bus. All bit functions adhere to the definitions in the *PCI Local Bus Specification* (see Table 4–3). None of the bit functions in this register are shared among the PCI6515A PCI functions. Two command registers exist in the controller, one for each function. Software manipulates the PCI6515A functions as separate entities when enabling functionality through the command register. The SERR\_EN and PERR\_EN enable bits in this register are internally wired OR between the two functions, and these control bits appear to software to be separate for each function.

Register offset:	04h
Register type:	Read-only, Read/Write
Default value:	0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
15–11	RSVD	R	Reserved. Bits 15–11 return 00000b when read.
10	INT_DISABLE	RW	INTx disable. When set to 1b, this bit disables the function from asserting interrupts on the INTx signals. 0 = INTx assertion is enabled (default) 1 = INTx assertion is disabled
9	FBB_EN	R	Fast back-to-back enable. The controller does not generate fast back-to-back transactions; therefore, this bit is read-only. This bit returns 0b when read.
8	SERR_EN	RW	System error (SERR) enable. This bit controls the enable for the SERR driver on the PCI interface. SERR can be asserted after detecting an address parity error on the PCI bus. Both this bit and bit 6 must be set for the controller to report address parity errors. 0 = Disables the SERR output driver (default) 1 = Enables the SERR output driver
7	RSVD	R	Reserved. Bit 7 returns 0b when read.
6	PERR_EN	RW	Parity error response enable. This bit controls the controller response to parity errors through the PERR signal. Data parity errors are indicated by asserting PERR, while address parity errors are indicated by asserting SERR. 0 = The controller ignores detected parity errors (default) 1 = The controller responds to detected parity errors
5	VGA_EN	RW	VGA palette snoop. When set to 1b, palette snooping is enabled (i.e., the controller does not respond to palette register writes and snoops the data). When the bit is 0b, the controller treats all palette accesses like all other accesses.
4	MWI_EN	R	Memory write-and-invalidate enable. This bit controls whether a PCI initiator device can generate memory write-and-invalidate commands. The controller does not support memory write-and-invalidate commands, it uses memory write commands instead; therefore, this bit is hardwired to 0b. This bit returns 0b when read. Writes to this bit have no effect.
3	SPECIAL	R	Special cycles. This bit controls whether or not a PCI device ignores PCI special cycles. The controller does not respond to special cycle operations; therefore, this bit is hardwired to 0b. This bit returns 0b when read. Writes to this bit have no effect.
2	MAST_EN	RW	Bus master control. This bit controls whether or not the controller can act as a PCI bus initiator (master). The controller can take control of the PCI bus only when this bit is set. 0 = Disables the controller ability to generate PCI bus accesses (default) 1 = Enables the controller ability to generate PCI bus accesses
1	MEM_EN	RW	Memory space enable. This bit controls whether or not the controller can claim cycles in PCI memory space. 0 = Disables the controller response to memory space accesses (default) 1 = Enables the controller response to memory space accesses
0	IO_EN	RW	<ul> <li>I/O space control. This bit controls whether or not the controller can claim cycles in PCI I/O space.</li> <li>0 = Disables the controller from responding to I/O space accesses (default)</li> <li>1 = Enables the controller to respond to I/O space accesses</li> </ul>

## 4.5 Status Register

The status register provides device information to the host system. Bits in this register can be read normally. A bit in the status register is reset when a 1b is written to that bit location; a 0b written to a bit location has no effect. All bit functions adhere to the definitions in the *PCI Bus Specification*, as seen in the bit descriptions. PCI bus status is shown through each function. See Table 4–4 for a complete description of the register contents.

Register offset:	06h (Function 0)
Register type:	Read-only, Read/Write, Read update
Default value:	0210h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
15‡	PAR_ERR	RW	Detected parity error. This bit is set when a parity error is detected, either an address or data parity error. Write a 1b to clear this bit.
14‡	SYS_ERR	RW	Signaled system error. This bit is set when SERR is enabled and the controller signaled a system error to the host. Write a 1b to clear this bit.
13‡	MABORT	RW	Received master abort. This bit is set when a cycle initiated by the controller on the PCI bus has been terminated by a master abort. Write a 1b to clear this bit.
12‡	TABT_REC	RW	Received target abort. This bit is set when a cycle initiated by the controller on the PCI bus was terminated by a target abort. Write a 1b to clear this bit.
11 ‡	TABT_SIG	RW	Signaled target abort. This bit is set by the controller when it terminates a transaction on the PCI bus with a target abort. Write a 1b to clear this bit.
10–9	PCI_SPEED	R	DEVSEL timing. These bits encode the timing of DEVSEL and are hardwired to 01b indicating that the controller asserts this signal at a medium speed on nonconfiguration cycle accesses.
8‡	DATAPAR	RW	<ul> <li>Data parity error detected. Write a 1b to clear this bit.</li> <li>0 = The conditions for setting this bit have not been met</li> <li>1 = A data parity error occurred and the following conditions were met: <ul> <li>a. PERR was asserted by any PCI device including the controller.</li> <li>b. The controller was the bus master during the data parity error.</li> <li>c. The parity error response bit is set in the command register.</li> </ul> </li> </ul>
7	FBB_CAP	R	Fast back-to-back capable. The controller cannot accept fast back-to-back transactions; thus, this bit is hardwired to 0b.
6	UDF	R	UDF supported. The controller does not support user-definable features; therefore, this bit is hardwired to 0b.
5	66MHZ	R	66-MHz capable. The controller operates at a maximum PCLK frequency of 33 MHz; therefore, this bit is hardwired to 0b.
4	CAPLIST	R	Capabilities list. This bit returns 1b when read. This bit indicates that capabilities in addition to standard PCI capabilities are implemented. The linked list of PCI power-management capabilities is implemented in this function.
3	INT_STATUS	RU	Interrupt status. This bit reflects the interrupt status of the function. Only when bit 10 (INT_DISABLE) in the command register (PCI offset 04h, see Section 4.4) is a 0b and this bit is a 1b, is the function's INTx signal asserted. Setting the INT_DISABLE bit to a 1b has no effect on the state of this bit.
2–0	RSVD	R	Reserved. These bits return 000b when read.

#### Table 4–4. Status Register Description

<sup>‡</sup> One or more bits in this register are cleared only by the assertion of GRST.

## 4.6 Revision ID Register

The revision ID register indicates the silicon revision of the controller.

Register offset:	08h (Function 0)
Register type:	Read-only
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

#### 4.7 Class Code Register

The class code register recognizes function 0 as a bridge device (06h) and a CardBus bridge device (07h), with a 00h programming interface.

Register offset:	09h (Function 0)
Register type:	Read-only
Default value:	06 0700h

BIT NUMBER	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	Base class				Subclass				Programming interface															
RESET STATE	0	0	0	0	0	1	1	0	0	0	0	0	0	1	1	1	0	0	0	0	0	0	0	0

#### 4.8 Cache Line Size Register

The cache line size register is programmed by host software to indicate the system cache line size.

Register offset:	0Ch (Function 0)
Register type:	Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### 4.9 Latency Timer Register

The latency timer register specifies the latency timer for the controller, in units of PCI clock cycles. When the controller is a PCI bus initiator and asserts FRAME, the latency timer begins counting from zero. If the latency timer expires before the transaction has terminated, then the controller terminates the transaction when its GNT is deasserted.

Register offset:	0Dh
Register type:	Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### 4.10 Header Type Register

The header type register returns 82h when read, indicating that the function 0 configuration spaces adhere to the CardBus bridge PCI header. The CardBus bridge PCI header ranges from PCI registers 00h–7Fh, and 80h–FFh is user-definable extension registers.

Register o Register ty Default va	/pe:	0Eh (Functi Read-only 82h	on 0)					
BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	1	0	0	0	0	0	1	0

### 4.11 BIST Register

Because the controller does not support a built-in self-test (BIST), this register returns the value of 00h when read.

Register offset:	0Fh (Function 0)
Register type:	Read-only
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

#### 4.12 CardBus Socket Registers/ExCA Base Address Register

This register is programmed with a base address referencing the CardBus socket registers and the memory-mapped ExCA register set. Bits 31–12 are read/write, and allow the base address to be located anywhere in the 32-bit PCI memory address space on a 4-Kbyte boundary. Bits 11–0 are read-only, returning 000h when read. When software writes FFFF FFFFh to this register, the value read back is FFFF F000h, indicating that at least 4K bytes of memory address space are required. The CardBus registers start at offset 000h, and the memory-mapped ExCA registers begin at offset 800h.

Register offset:	10h
Register type:	Read-only, Read/Write
Default value:	0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### 4.13 Capability Pointer Register

The capability pointer register provides a pointer into the PCI configuration header where the PCI power management register block resides. PCI header doublewords at A0h and A4h provide the power management (PM) registers. This register is read-only and returns A0h when read.

Register offset:	14h
Register type:	Read-only
Default value:	A0h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	1	0	1	0	0	0	0	0

## 4.14 Secondary Status Register

The secondary status register is compatible with the PCI-PCI bridge secondary status register. It indicates CardBus-related device information to the host system. This register is very similar to the PCI status register (PCI offset 06h, see Section 4.5), and status bits are cleared by writing 1b. See Table 4–5 for a complete description of the register contents.

Register offset:16hRegister type:RegDefault value:020	ad-only, Read/Clear
---	---------------------

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
15 ‡	CBPARITY	RC	Detected parity error. This bit is set when a CardBus parity error is detected, either an address or data parity error. Write a 1b to clear this bit.
14 ‡	CBSERR	RC	Signaled system error. This bit is set when CSERR is signaled by a CardBus card. The controller does not assert the CSERR signal. Write a 1b to clear this bit.
13 ‡	CBMABORT	RC	Received master abort. This bit is set when a cycle initiated by the controller on the CardBus bus is terminated by a master abort. Write a 1b to clear this bit.
12‡	REC_CBTA	RC	Received target abort. This bit is set when a cycle initiated by the controller on the CardBus bus is terminated by a target abort. Write a 1b to clear this bit.
11 ‡	SIG_CBTA	RC	Signaled target abort. This bit is set by the controller when it terminates a transaction on the CardBus bus with a target abort. Write a 1b to clear this bit.
10–9	CB_SPEED	R	CDEVSEL timing. These bits encode the timing of CDEVSEL and are hardwired to 01b indicating that the controller asserts this signal at a medium speed.
8‡	CB_DPAR	RC	<ul> <li>CardBus data parity error detected. Write a 1b to clear this bit.</li> <li>0 = The conditions for setting this bit have not been met</li> <li>1 = A data parity error occurred and the following conditions were met: <ul> <li>a. CPERR was asserted on the CardBus interface.</li> <li>b. The controller was the bus master during the data parity error.</li> <li>c. The parity error response enable bit (bit 0) is set in the bridge control register (PCI offset 3Eh, see Section 4.25).</li> </ul> </li> </ul>
7	CBFBB_CAP	R	Fast back-to-back capable. The controller cannot accept fast back-to-back transactions; therefore, this bit is hardwired to 0b.
6	CB_UDF	R	User-definable feature support. The controller does not support user-definable features; therefore, this bit is hardwired to 0b.
5	CB66MHZ	R	66-MHz capable. The CardBus interface operates at a maximum CCLK frequency of 33 MHz; therefore, this bit is hardwired to 0b.
4–0	RSVD	R	These bits return 00000b when read.

#### Table 4–5. Secondary Status Register Description

 $\ddagger$  One or more bits in this register are cleared only by the assertion of GRST.

#### 4.15 PCI Bus Number Register

The PCI bus number register is programmed by the host system to indicate the bus number of the PCI bus to which the controller is connected. The controller uses this register in conjunction with the CardBus bus number and subordinate bus number registers to determine when to forward PCI configuration cycles to its secondary buses.

Register o Register ty Default va	/pe:	18h (Functi Read/Write 00h	,					
BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

## 4.16 CardBus Bus Number Register

The CardBus bus number register is programmed by the host system to indicate the bus number of the CardBus bus to which the controller is connected. The controller uses this register in conjunction with the PCI bus number and subordinate bus number registers to determine when to forward PCI configuration cycles to its secondary buses.

Register offset:	19h
Register type:	Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### 4.17 Subordinate Bus Number Register

The subordinate bus number register is programmed by the host system to indicate the highest numbered bus below the CardBus bus. The controller uses this register in conjunction with the PCI bus number and CardBus bus number registers to determine when to forward PCI configuration cycles to its secondary buses.

Register offset:	1Ah
Register type:	Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### 4.18 CardBus Latency Timer Register

The CardBus latency timer register is programmed by the host system to specify the latency timer for the CardBus interface, in units of CCLK cycles. When the controller is a CardBus initiator and asserts CFRAME, the CardBus latency timer begins counting. If the latency timer expires before the transaction has terminated, then the controller terminates the transaction at the end of the next data phase. A recommended minimum value for this register of 20h allows most transactions to be completed.

Register offset:	1Bh (Function 0)
Register type:	Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

## 4.19 CardBus Memory Base Registers 0, 1

These registers indicate the lower address of a PCI memory address range. They are used by the controller to determine when to forward a memory transaction to the CardBus bus, and likewise, when to forward a CardBus cycle to PCI. Bits 31–12 of these registers are read/write and allow the memory base to be located anywhere in the 32-bit PCI memory space on 4-Kbyte boundaries. Bits 11–0 are read-only and always return 000h. Writes to these bits have no effect. Bits 8 and 9 of the bridge control register (PCI offset 3Eh, see Section 4.25) specify whether memory windows 0 and 1 are prefetchable or nonprefetchable. The memory base register or the memory limit register must be nonzero in order for the controller to claim any memory transactions through CardBus memory windows (i.e., these windows by default are not enabled to pass the first 4 Kbytes of memory to CardBus).

Register offset:	1Ch, 24h
Register type:	Read-only, Read/Write
Default value:	0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

### 4.20 CardBus Memory Limit Registers 0, 1

These registers indicate the upper address of a PCI memory address range. They are used by the controller to determine when to forward a memory transaction to the CardBus bus, and likewise, when to forward a CardBus cycle to PCI. Bits 31–12 of these registers are read/write and allow the memory base to be located anywhere in the 32-bit PCI memory space on 4-Kbyte boundaries. Bits 11–0 are read-only and always return 000h. Writes to these bits have no effect. Bits 8 and 9 of the bridge control register (PCI offset 3Eh, see Section 4.25) specify whether memory windows 0 and 1 are prefetchable or nonprefetchable. The memory base register or the memory limit register must be nonzero in order for the controller to claim any memory transactions through CardBus memory windows (i.e., these windows by default are not enabled to pass the first 4 Kbytes of memory to CardBus).

Register offset:	20h, 28h
Register type:	Read-only, Read/Write
Default value:	0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## 4.21 CardBus I/O Base Registers 0, 1

These registers indicate the lower address of a PCI I/O address range. They are used by the controller to determine when to forward an I/O transaction to the CardBus bus, and likewise, when to forward a CardBus cycle to the PCI bus. The lower 16 bits of this register locate the bottom of the I/O window within a 64-Kbyte page. The upper 16 bits (31–16) are 0000h, which locates this 64-Kbyte page in the first page of the 32-bit PCI I/O address space. Bits 31–2 are read/write and always return 0s forcing I/O windows to be aligned on a natural doubleword boundary in the first 64-Kbyte page of PCI I/O address space. Bits 1–0 are read-only, returning 00b or 01b when read, depending on the value of bit 11 (IO\_BASE\_SEL) in the general control register (PCI offset 86h, see Section 4.30). These I/O windows are enabled when either the I/O base register or the I/O limit register is nonzero. The I/O windows by default are not enabled to pass the first doubleword of I/O to CardBus.

Either the I/O base register or the I/O limit register must be nonzero to enable any I/O transactions.

Register offset:	2Ch, 34h
Register type:	Read-only, Read/Write
Default value:	0000 000Xh

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	٩	0	7	6	5	Л	3	2	1	0
	10	17	15	12		10	3	0	'	0	5	-	5	~		v

## 4.22 CardBus I/O Limit Registers 0, 1

These registers indicate the upper address of a PCI I/O address range. They are used by the controller to determine when to forward an I/O transaction to the CardBus bus, and likewise, when to forward a CardBus cycle to PCI. The lower 16 bits of this register locate the top of the I/O window within a 64-Kbyte page, and the upper 16 bits are a page register which locates this 64-Kbyte page in 32-bit PCI I/O address space. Bits 15–2 are read/write and allow the I/O limit address to be located anywhere in the 64-Kbyte page (indicated by bits 31–16 of the appropriate I/O base register) on doubleword boundaries.

Bits 31–16 are read-only and always return 0000h when read. The page is set in the I/O base register. Bits 15–2 are read/write and bits 1–0 are read-only, returning 00b or 01b when read, depending on the value of bit 12 (IO\_LIMIT\_SEL) in the general control register (PCI offset 86h, see Section 4.30). Writes to read-only bits have no effect.

These I/O windows are enabled when either the I/O base register or the I/O limit register is nonzero. By default, the I/O windows are not enabled to pass the first doubleword of I/O to CardBus.

Either the I/O base register or the I/O limit register must be nonzero to enable any I/O transactions.

Register offset:	30h, 38h
Register type:	Read-only, Read/Write
Default value:	0000 000Xh

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	Х

## 4.23 Interrupt Line Register

The interrupt line register is a read/write register used by the host software. As part of the interrupt routing procedure, the host software writes this register with the value of the system IRQ assigned to the function.

Register offset:	3Ch
Register type:	Read/Write
Default value:	FFh
<u>.</u>	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	1	1	1	1	1	1	1	1

#### 4.24 Interrupt Pin Register

The value read from this register is function dependent. The default value for function 0 is 01h (INTA) and the default value for function 5 is 01h (INTA). The value also depends on the values of bits 28, the tie-all bit (TIEALL), and 29, the interrupt tie bit (INTRTIE), in the system control register (PCI offset 80h, see Section 4.29). The INTRTIE bit is compatible with previous TI CardBus controllers, and when set to 1b, ties INTB to INTA internally. The TIEALL bit ties INTA, INTB, INTC, and INTD together internally. The internal interrupt connections set by INTRTIE and TIEALL are communicated to host software through this standard register interface. This read-only register is described for all functions in Table 4–6.

Register offset:	3Dh
Register type:	Read-only
Default value:	01h (function 0), 01h (function 5)

PCI function 0

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	1

PCI function 5

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	Х	Х	Х

#### Table 4–6. Interrupt Pin Register Cross Reference

INTRTIE BIT (BIT 29, OFFSET 80h)	TIEALL BIT (BIT 28, OFFSET 80h)	INTPIN FUNCTION 0 (CARDBUS)	INTPIN FUNCTION 5 (SMART CARD)
0	0	01h (INTA)	Determined by bits 6–5 (INT_SEL) in the Smart Card
1	0	01h (INTA)	general control register (see Section 7.21)
Х	1	01h (INTA)	01h (ĪNTĀ)

## 4.25 Bridge Control Register

The bridge control register provides control over various bridging functions. See Table 4-7 for a complete description of the register contents.

Register offset:	3Eh (Function 0)
Register type:	Read-only, Read/Write
Default value:	0340h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	1	1	0	1	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
15–11	RSVD	R	These bits return 00000b when read.
10	POSTEN	RW	Write posting enable. Enables write posting to and from the CardBus socket. Write posting enables the posting of write data on burst cycles. Operating with write posting disabled impairs performance on burst cycles. Note that burst write data can be posted, but various write transactions may not.
9	PREFETCH1	RW	Memory window 1 type. This bit specifies whether or not memory window 1 is prefetchable. This bit is encoded as: 0 = Memory window 1 is nonprefetchable 1 = Memory window 1 is prefetchable (default)
8	PREFETCH0	RW	Memory window 0 type. This bit specifies whether or not memory window 0 is prefetchable. This bit is encoded as: 0 = Memory window 0 is nonprefetchable 1 = Memory window 0 is prefetchable (default)
7	INTR	RW	PCI interrupt – IREQ routing enable. This bit is used to select whether PC Card functional interrupts are routed to PCI interrupts or to the IRQ specified in the ExCA registers. 0 = Functional interrupts are routed to PCI interrupts (default) 1 = Functional interrupts are routed by ExCA registers
6†	CRST	RW	CardBus reset. When this bit is set, the $\overline{CRST}$ signal is asserted on the CardBus interface. The $\overline{CRST}$ signal can also be asserted by passing a $\overline{PRST}$ assertion to CardBus. $0 = \overline{CRST}$ is deasserted $1 = \overline{CRST}$ is asserted (default) This bit is not cleared by the assertion of $\overline{PRST}$ . It is only cleared by the assertion of $\overline{GRST}$ .
5	MABTMODE	RW	Master abort mode. This bit controls how the controller responds to a master abort when the controller is an initiator on the CardBus interface. 0 = Master aborts not reported (default) 1 = Signal target abort on PCI and signal SERR, if enabled
4	RSVD	R	This bit returns 0b when read.
3	VGAEN	RW	VGA enable. This bit affects how the controller responds to VGA addresses. When this bit is set, accesses to VGA addresses are forwarded.
2	ISAEN	RW	ISA mode enable. This bit affects how the controller passes I/O cycles within the 64-Kbyte ISA range. When this bit is set, the controller does not forward the last 768 bytes of each 1K I/O range to CardBus.
1	CSERREN	RW	CSERR enable. This bit controls the response of the controller to CSERR signals on the CardBus bus.         0 = CSERR is not forwarded to PCI SERR (default)         1 = CSERR is forwarded to PCI SERR
0	CPERREN	RW	CardBus parity error response enable. This bit controls the response of the controller to CardBus parity errors. 0 = CardBus parity errors are ignored (default) 1 = CardBus parity errors are reported using CPERR

#### Table 4–7. Bridge Control Register Description

<sup>†</sup> One or more bits in this register are PME context bits and can be cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST.

## 4.26 Subsystem Vendor ID Register

The subsystem vendor ID register, used for system and option card identification purposes, may be required for certain operating systems. This register is read-only or read/write, depending on the setting of bit 5 (SUBSYSRW) in the system control register (PCI offset 80h, See Section 4.29). When bit 5 is 0b, this register is read-only. The default mode is read-only. All bits in this register are reset by GRST only.

Register offset:	40h (Function 0)
Register type:	Read-only, (Read/Write when bit 5 in the system control register is 0)
Default value:	0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 4.27 Subsystem ID Register

The subsystem ID register, used for system and option card identification purposes, may be required for certain operating systems. This register is read-only or read/write, depending on the setting of bit 5 (SUBSYSRW) in the system control register (PCI offset 80h, see Section 4.29). When bit 5 is 0b, this register is read-only. The default mode is read-only. All bits in this register are reset by GRST only.

If an EEPROM is present, then the subsystem ID and subsystem vendor ID is loaded from the EEPROM after a reset.

Register offset:	42h (Function 0)
Register type:	Read-only, (Read/Write when bit 5 in the system control register is 0)
Default value:	0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 4.28 PC Card 16-Bit I/F Legacy-Mode Base-Address Register

The controller supports the index/data scheme of accessing the ExCA registers, which is mapped by this register. An address written to this register is the address for the index register and the address+1 is the data address. Using this access method, applications requiring index/data ExCA access can be supported. The base address can be mapped anywhere in 32-bit I/O space on a word boundary; hence, bit 0 is read-only, returning 1b when read. See the ExCA register set description in Section 5 for register offsets. All bits in this register are reset by GRST only.

Register offset:	44h (Function 0)
Register type:	Read-only, Read/Write
Default value:	0000 0001h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## 4.29 System Control Register

System-level initializations are performed through programming this doubleword register. See Table 4–8 for a complete description of the register contents.

Register offset:	80h (Function 0)
Register type:	Read-only, Read/Write
Default value:	0844 9060h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	1	0	0	0	0	1	0	0	0	1	0	0
							-			•	_		-	-		
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

Table 4–8. S	System	Control	Register	Description
--------------	--------	---------	----------	-------------

BIT	SIGNAL	TYPE	FUNCTION
31–30‡	SER_STEP	RW	Serial input stepping. In serial PCI interrupt mode, these bits are used to configure the serial stream PCI interrupt frames, and can be used to accomplish an even distribution of interrupts signaled on the four PCI interrupt slots. 00 = INTA/INTB/INTC/INTD signal in INTA/INTB/INTC/INTD slots (default) 01 = INTA/INTB/INTC/INTD signal in INTB/INTC/INTD/INTA slots 10 = INTA/INTB/INTC/INTD signal in INTC/INTD/INTA/INTB slots 11 = INTA/INTB/INTC/INTD signal in INTD/INTA/INTB/INTC slots
29 ‡	INTRTIE	RW	This bit ties INTA to INTB internally (to INTA), and reports this through the interrupt pin register (PCI offset 3Dh, see Section 4.24). This bit has no effect on INTC or INTD.
28 ‡	TIEALL	RW	This bit ties INTA, INTB, INTC, and INTD internally (to INTA), and reports this through the interrupt pin register (PCI offset 3Dh, see Section 4.24).
27 ‡	PSCCLK	RW	P2C power switch clock. The CLOCK signal clocks the serial interface power switch and the internal state machine. The default state for this bit is 0b, requiring an external clock source provided to the CLOCK terminal. Bit 27 can be set to 1b, allowing the internal oscillator to provide the clock signal. 0 = CLOCK is provided externally, input to the controller 1 = CLOCK is generated by the internal oscillator and driven by the controller (default)
26‡	SMIROUTE	RW	<ul> <li>SMI interrupt routing. This bit selects whether IRQ2 or CSC is signaled when a write occurs to power a PC Card socket.</li> <li>0 = PC Card power change interrupts are routed to IRQ2 (default)</li> <li>1 = A CSC interrupt is generated on PC Card power changes</li> </ul>
25 ‡	SMISTATUS	RW	<ul> <li>SMI interrupt status. This bit is set when a write occurs to set the socket power, and the SMIENB bit is set.</li> <li>Writing a 1b to this bit clears the status.</li> <li>0 = SMI interrupt is signaled</li> <li>1 = SMI interrupt is not signaled</li> </ul>
24 ‡	SMIENB	RW	<ul> <li>SMI interrupt mode enable. When this bit is set, the SMI interrupt signaling generates an interrupt when a write to the socket power control occurs. This bit defaults to 0b (disabled).</li> <li>0 = SMI interrupt mode is disabled (default)</li> <li>1 = SMI interrupt mode is enabled</li> </ul>
23	RSVD	R	Reserved
22‡	CBRSVD	RW	CardBus reserved terminals signaling. When this bit is set, the RSVD CardBus terminals are driven low when a CardBus card has been inserted. When this bit is low, these signals are placed in a high-impedance state. 0 = Place the CardBus RSVD terminals in a high-impedance state 1 = Drive the CardBus RSVD terminals low (default)

 $\ddagger$  One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST.}}$ 

BIT	SIGNAL	TYPE	FUNCTION
21‡	VCCPROT	RW	V <sub>CC</sub> protection enable. 0 = V <sub>CC</sub> protection is enabled for 16-bit cards (default) 1 = V <sub>CC</sub> protection is disabled for 16-bit cards
20–16‡	RSVD	RW	These bits are reserved. Do not change the value of these bits.
15‡	MRBURSTDN	RW	Memory read burst enable downstream. When this bit is set, the controller allows memory read transactions to burst downstream. 0 = MRBURSTDN downstream is disabled 1 = MRBURSTDN downstream is enabled (default)
14 ‡	MRBURSTUP	RW	Memory read burst enable upstream. When this bit is set, the controller allows memory read transactions to burst upstream. 0 = MRBURSTUP upstream is disabled (default) 1 = MRBURSTUP upstream is enabled
13‡	SOCACTIVE	R	Socket activity status. When set, this bit indicates access has been performed to or from a PC Card. Reading this bit causes it to be cleared. 0 = No socket activity (default) 1 = Socket activity
12	RSVD	R	Reserved. This bit returns 1b when read.
11 ‡	PWRSTREAM	R	Power-stream-in-progress status bit. When set, this bit indicates that a power stream to the power switch is in progress and a powering change has been requested. When this bit is cleared, it indicates that the power stream is complete. 0 = Power stream is complete, delay has expired (default) 1 = Power stream is in progress
10 †	DELAYUP	R	Power-up delay-in-progress status bit. When set, this bit indicates that a power-up stream has been sent to the power switch, and proper power may not yet be stable. This bit is cleared when the power-up delay has expired. 0 = Power-up delay has expired (default) 1 = Power-up stream sent to switch. Power might not be stable.
9†	DELAYDOWN	R	Power-down delay-in-progress status bit. When set, this bit indicates that a power-down stream has been sent to the power switch, and proper power may not yet be stable. This bit is cleared when the power-down delay has expired. 0 = Power-down delay has expired (default) 1 = Power-down stream sent to switch. Power might not be stable.
8†	INTERROGATE	R	Interrogation in progress. When set, this bit indicates an interrogation is in progress, and clears when the interrogation completes. 0 = Interrogation not in progress (default) 1 = Interrogation in progress
7	RSVD	R	Reserved. This bit returns 0b when read.
6‡	PWRSAVINGS	RW	Power savings mode enable. When this bit is set, the controller consumes less power with no performance loss. 0 = Power savings mode disabled 1 = Power savings mode enabled (default)
5 ‡§	SUBSYSRW	RW	Subsystem ID and subsystem vendor ID, ExCA ID and revision register read/write enable. 0 = Registers are read/write 1 = Registers are read-only (default)
4‡	CB_DPAR	RW	CardBus data parity SERR signaling enable. 0 = CardBus data parity not signaled on PCI SERR signal (default) 1 = CardBus data parity signaled on PCI SERR signal
3‡	RSVD	R	Reserved. This bit returns 0b when read.
2‡	EXCAPOWER	R	ExCA power control bit. 0 = Enables 3.3 V (default) 1 = Enables 5 V

Table 4–8.	System Control	Register I	Description	(Continued)
------------	----------------	------------	-------------	-------------

<sup>†</sup> One or more bits in this register are PME context bits and can be cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST. <sup>‡</sup> One or more bits in this register are cleared only by the assertion of GRST.

BIT	SIGNAL	TYPE	FUNCTION
1 ‡	KEEPCLK	RW	Keep clock. When this bit is set, the controller follows the CLKRUN protocol to maintain the system PCLK and the CCLK (CardBus clock). This bit is global to the PCI6515A functions. 0 = Allow system PCLK and CCLK clocks to stop (default) 1 = Never allow system PCLK or CCLK clock to stop
			Note that the functionality of this bit has changed relative to that of the PCI12XX family of TI CardBus controllers. In these CardBus controllers, setting this bit only maintains the PCI clock, not the CCLK. In the controller, setting this bit maintains both the PCI clock and the CCLK.
0‡	RIMUX	RW	PME/RI_OUT       select bit. When this bit is 1b, the PME signal is routed to the PME/RI_OUT terminal (R03). When this bit is 0b and bit 7 (RIENB) of the card control register is 1b, the RI_OUT signal is routed to the PME/RI_OUT terminal. If this bit is 0b and bit 7 (RIENB) of the card control register is 0b, then the output is placed in a high-impedance state. This terminal is encoded as:         0 = RI_OUT signal is routed to the PME/RI_OUT terminal if bit 7 of the card control register is 1b (default)         1 = PME signal is routed to the PME/RI_OUT terminal of the controller         NOTE: If this bit (bit 0) is 0b and bit 7 of the card control register (PCI offset 91h, see Section 4.37) is 0b, then the output on the PME/RI_OUT terminal is placed in a high-impedance state.

Table 4–8.	System Control	Register	Description	(Continued)
------------	----------------	----------	-------------	-------------

 $\ddagger$  One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST}}$ .

# 4.30 General Control Register

The general control register provides top level PCI arbitration control. It also provides control over miscellaneous new functionality. See Table 4–9 for a complete description of the register contents.

Register offset:	86h
Register type:	Read/Write, Read-only
Default value:	0003h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1

BIT	SIGNAL	TYPE	FUNCTION				
15	RSVD	RW	Reserved, this bit has no effect on device operation.				
14‡	SC_IF_SEL	RWU	Smart Card interface select. This bit controls the selection of the dedicated Smart Card interface used by the controller. 0 = EMV interface selected (default) 1 = PCI6x11-style interface selected				
13	RSVD	RW	Reserved.				
12‡	IO_LIMIT_SEL	RW	When this bit is set, bit 0 in the I/O limit registers (PCI offsets 30h and 38h) is set. 0 = Bit 0 in the I/O limit registers is 0b (default) 1 = Bit 0 in the I/O limit registers is 1b				
11 ‡	IO_BASE_SEL	RW	When this bit is set, bit 0 in the I/O base registers (PCI offsets 2Ch and 34h) is set. 0 = Bit 0 in the I/O base registers is 0b (default) 1 = Bit 0 in the I/O base registers is 1b				
10 ‡	12V_SW_SEL	RW	Power switch select. This bit selects which power switch is implemented in the system. 0 = A 1.8-V capable power switch (TPS2228) is used (default) 1 = A 12-V capable power switch (TPS2226) is used				
9–8	RSVD	RW	Reserved, these bits have no effect on device operation.				
7‡	DISABLE_SC	RW	When this bit is set, the Smart Card function is completely nonaccessible and nonfunctional.				
6–3	RSVD	RW	Reserved				
2‡	RSVD	RW	Reserved				
1–0	ARB_CTRL	RW	Controls top level PCI arbitration:00 = 1394 OHCI priority10 = Reserved01 = CardBus priority11 = Fair round robin				

### Table 4–9. General Control Register Description

 $\ddagger$  One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST.}}$ 

### 4.31 General-Purpose Event Status Register

The general-purpose event status register contains status bits that are set when general events occur, and can be programmed to generate general-purpose event signaling through GPE. See Table 4–10 for a complete description of the register contents.

Register offset:	88h
Register type:	Read/Clear/Update, Read-only
Default value:	00h
_	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### Table 4–10. General-Purpose Event Status Register Description

BIT	SIGNAL	TYPE	FUNCTION
7‡	PWR_STS	RCU	Power change status. This bit is set when software changes the $V_{CC}$ or $V_{PP}$ power state of the socket.
6‡	VPP12_STS	RCU	12-V Vpp request status. This bit is set when software has changed the requested Vpp level to or from 12 V for the socket.
5	RSVD	R	Reserved. This bit returns 0b when read. A write has no effect.
4‡	GP4_STS	RCU	GPI4 status. This bit is set on a change in status of the MFUNC5 terminal input level if configured as a general-purpose input, GPI4.
3‡	GP3_STS	RCU	GPI3 status. This bit is set on a change in status of the MFUNC4 terminal input level if configured as a general-purpose input, GPI3.
2‡	GP2_STS	RCU	GPI2 status. This bit is set on a change in status of the MFUNC2 terminal input level if configured as a general-purpose input, GPI2.
1‡	GP1_STS	RCU	GPI1 status. This bit is set on a change in status of the MFUNC1 terminal input level if configured as a general-purpose input, GPI1.
0‡	GP0_STS	RCU	GPI0 status. This bit is set on a change in status of the MFUNC0 terminal input level if configured as a general-purpose input, GPI0.

<sup>‡</sup> One or more bits in this register are cleared only by the assertion of GRST.

### 4.32 General-Purpose Event Enable Register

The general-purpose event enable register contains bits that are set to enable GPE signals. See Table 4–11 for a complete description of the register contents.

Register offset:	89h
Register type:	Read-only, Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
7‡	PWR_EN	RW	Power change GPE enable. When this bit is set, GPE is signaled on PWR_STS events.
6‡	VPP12_EN	RW	12-V VPP GPE enable. When this bit is set, GPE is signaled on VPP12_STS events.
5	RSVD	R	Reserved. This bit returns 0b when read. A write has no effect.
4 ‡	GP4_EN	RW	GPI4 GPE enable. When this bit is set, GPE is signaled on GP4_STS events.
3‡	GP3_EN	RW	GPI3 GPE enable. When this bit is set, GPE is signaled on GP3_STS events.
2‡	GP2_EN	RW	GPI2 GPE enable. When this bit is set, GPE is signaled on GP2_STS events.
1‡	GP1_EN	RW	GPI1 GPE enable. When this bit is set, GPE is signaled on GP1_STS events.
0 ‡	GP0_EN	RW	GPI0 GPE enable. When this bit is set, GPE is signaled on GP0_STS events.

# 4.33 General-Purpose Input Register

The general-purpose input register contains the logical value of the data input to the GPI terminals. See Table 4–12 for a complete description of the register contents.

Register offset:	8Ah
Register type:	Read/Update, Read-only
Default value:	XXh

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	Х	Х	Х	Х	Х

### Table 4–12. General-Purpose Input Register Description

BIT	SIGNAL	TYPE	FUNCTION			
7–5	RSVD	R	Reserved. These bits return 000b when read. Writes have no effect.			
4	GPI4_DATA	RU	GPI4 data input. This bit represents the logical value of the data input from GPI4.			
3	GPI3_DATA	RU	GPI3 data input. This bit represents the logical value of the data input from GPI3.			
2	GPI2_DATA	RU	GPI2 data input. This bit represents the logical value of the data input from GPI2.			
1	GPI1_DATA	RU	GPI1 data input. This bit represents the logical value of the data input from GPI1.			
0	GPI0_DATA	RU	GPI0 data input. This bit represents the logical value of the data input from GPI0.			

### 4.34 General-Purpose Output Register

The general-purpose output register is used to drive the GPO4–GPO0 outputs. See Table 4–13 for a complete description of the register contents.

Register offset:	8Bh
Register type:	Read-only, Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### Table 4–13. General-Purpose Output Register Description

BIT	SIGNAL	TYPE	FUNCTION
7–5	RSVD	R	Reserved. These bits return 000b when read. Writes have no effect.
4 ‡	GPO4_DATA	RW	This bit represents the logical value of the data driven to GPO4.
3‡	GPO3_DATA	RW	This bit represents the logical value of the data driven to GPO3.
2‡	GPO2_DATA	RW	This bit represents the logical value of the data driven to GPO2.
1 ‡	GPO1_DATA	RW	This bit represents the logical value of the data driven to GPO1.
0‡	GPO0_DATA	RW	This bit represents the logical value of the data driven to GPO0.

### 4.35 Multifunction Routing Status Register

The multifunction routing status register is used to configure the MFUNC6–MFUNC0 terminals. These terminals may be configured for various functions. This register is intended to be programmed once at power-on initialization. The default value for this register can also be loaded through a serial EEPROM. See Table 4–14 for a complete description of the register contents.

Register offset:	8Ch
Register type:	Read/Write, Read-only
Default value:	0000 1000h
<u> </u>	

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0

### Table 4–14. Multifunction Routing Status Register Description

BIT	SIGNAL	TYPE	FUNCTION
31–28‡	RSVD	R	Bits 31–28 return 0h when read.
27–24‡	MFUNC6	RW	Multifunction terminal 6 configuration. These bits control the internal signal mapped to the MFUNC6 terminal as follows:           0000 = RSVD         0100 = IRQ4         1000 = IRQ8         1100 = IRQ12           0001 = CLKRUN         0101 = IRQ5         1001 = IRQ9         1101 = IRQ13           0010 = IRQ2         0110 = IRQ6         1010 = IRQ10         1110 = IRQ14           0011 = IRQ3         0111 = IRQ7         1011 = IRQ11         1111 = IRQ15
23–20‡	MFUNC5	RW	Multifunction terminal 5 configuration. These bits control the internal signal mapped to the MFUNC5 terminal as follows:0000 = GPI40100 = SC_DBG_RX1000 = CAUDPWM1100 = LEDA10001 = GPO40101 = IRQ51001 = IRQ91101 = LED_SKT0010 = RSVD0110 = RSVD1010 = RSVD1110 = GPE0011 = IRQ30111 = RSVD1011 = OHCI_LED1111 = IRQ15
19–16‡	MFUNC4	RW	Multifunction terminal 4 configuration. These bits control the internal signal mapped to the MFUNC4 terminal as follows:0000 = GPI30100 = IRQ41000 = CAUDPWM1100 = RI_OUT0001 = GPO30101 = SC_DBG_TX1001 = IRQ91101 = LED_SKT0010 = LOCK PCI0110 = RSVD1010 = INTD1110 = GPE0011 = IRQ30111 = RSVD1011 = RSVD1111 = IRQ15
15–12‡	MFUNC3	RW	Multifunction terminal 3 configuration. These bits control the internal signal mapped to the MFUNC3 terminal as follows:           0000 = RSVD         0100 = IRQ4         1000 = IRQ8         1100 = IRQ12           0001 = IRQSER         0101 = IRQ5         1001 = IRQ9         1101 = IRQ13           0010 = IRQ2         0110 = IRQ6         1010 = IRQ10         1110 = IRQ14           0011 = IRQ3         0111 = IRQ7         1011 = IRQ11         1111 = IRQ15
11–8‡	MFUNC2	RW	Multifunction terminal 2 configuration. These bits control the internal signal mapped to the MFUNC2 terminal as follows: $0000 = GPI2$ $0100 = IRQ4$ $1000 = CAUDPWM$ $1100 = \overline{RI_OUT}$ $0001 = GPO2$ $0101 = IRQ5$ $1001 = RSVD$ $1101 = \overline{TEST_MUX}$ $0010 = RSVD$ $0110 = RSVD$ $1010 = IRQ10$ $1110 = GPE$ $0011 = IRQ3$ $0111 = RSVD$ $1011 = INTC$ $1111 = IRQ7$

BIT	SIGNAL	TYPE		FUNCTION	
7–4‡	MFUNC1	RW	Multifunction terminal 1 configuration. These bi as follows:         0000 = GPI1         0100 = OHCI_LED           0001 = GPO1         0101 = IRQ5         0101 = IRQ5           0010 = INTB         0110 = RSVD         0011 = IRQ3	ts control the internal s 1000 = CAUDPWM 1001 = IRQ9 1010 = IRQ10 1011 = IRQ11	ignal mapped to the MFUNC1 terminal 1100 = LEDA1 1101 = <u>RSVD</u> 1110 = <u>GPE</u> 1111 = IRQ15
3–0‡	MFUNC0	RW	Multifunction terminal 0 configuration. These bias follows:           0000 = GPI0         0100 = IRQ4           0001 = GPO0         0101 = IRQ5           0010 = INTA         0110 = RSVD           0011 = IRQ3         0111 = RSVD	ts control the internal s 1000 = CAUDPWM 1001 = IRQ9 1010 = IRQ10 1011 = IRQ11	ignal mapped to the MFUNC0 terminal 1100 = LEDA1 1101 = <u>RSVD</u> 1110 = GPE 1111 = IRQ15

 Table 4–14. Multifunction Routing Status Register Description (Continued)

 $\ddagger$  One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST}}$ .

### 4.36 Retry Status Register

The contents of the retry status register enable the retry time-out counters and display the retry expiration status. The flags are set when the controller, as a master, receives a retry and does not retry the request within  $2^{15}$  clock cycles. The flags are cleared by writing a 1b to the bit. See Table 4–15 for a complete description of the register contents.

Register offset:	90h (Function 0)
Register type:	Read-only, Read/Write, Read/Clear
Default value:	C0h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	1	1	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
7‡	PCIRETRY	RW	PCI retry time-out counter enable. This bit is encoded as: 0 = PCI retry counter disabled 1 = PCI retry counter enabled (default)
6‡	CBRETRY	RW	CardBus retry time-out counter enable. This bit is encoded as: 0 = CardBus retry counter disabled 1 = CardBus retry counter enabled (default)
5‡	TEXP_CBB	RC	CardBus target B retry expired. Write a 1b to clear this bit. 0 = Inactive (default) 1 = Retry has expired
4	RSVD	R	Reserved. This bit returns 0b when read.
3‡	TEXP_CBA	RC	CardBus target A retry expired. Write a 1b to clear this bit. 0 = Inactive (default) 1 = Retry has expired
2	RSVD	R	Reserved. This bit returns 0b when read.
1‡	TEXP_PCI	RC	PCI target retry expired. Write a 1b to clear this bit. 0 = Inactive (default) 1 = Retry has expired
0	RSVD	R	Reserved. This bit returns 0b when read.

# 4.37 Card Control Register

The card control register is provided for PCI1130 compatibility. The  $\overline{RI}_{OUT}$  signal is enabled through this register. See Table 4–16 for a complete description of the register contents.

Register offset:	91h
Register type:	Read-only, Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
7‡	RIENB	RW	Ring indicate enable. When this bit is 1b, the RI_OUT output is enabled. This bit defaults to 0b.
6–3	RSVD	RW	These bits are reserved. Do not change the value of these bits.
0.4			CardBus audio-to-MFUNC. When this bit is set, the CAUDIO CardBus signal must be routed through an MFUNC terminal.
2‡	AUD2MUX	RW	0 = CAUDIO set to CAUDPWM on MFUNC terminal (default) 1 = CAUDIO is not routed
1‡	SPKROUTEN	RW	When bit 1 is set, the SPKR terminal from the PC Card is enabled and is routed to the SPKROUT terminal. The SPKROUT terminal drives data only when the SPKROUTEN bit of the function is set. This bit is encoded as: 0 = <u>SPKR</u> to SPKROUT not enabled (default) 1 = SPKR to SPKROUT enabled
0‡	IFG	RW	Interrupt flag. This bit is the interrupt flag for 16-bit I/O PC Cards and for CardBus cards. This bit is set when a functional interrupt is signaled from a PC Card interface. Write back 1b to clear this bit. 0 = No PC Card functional interrupt detected (default) 1 = PC Card functional interrupt detected

### Table 4–16. Card Control Register Description

 $\ddagger$  One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST.}}$ 

# 4.38 Device Control Register

The device control register is provided for PCI1130 compatibility. The interrupt mode select is programmed through this register. The socket-capable force bits are also programmed through this register. See Table 4–17 for a complete description of the register contents.

Register offset:	92h (Function 0)
Register type:	Read-only, Read/Write
Default value:	66h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	1	1	0	0	1	1	0

BIT	SIGNAL	TYPE	FUNCTION
7‡	SKTPWR_LOCK	RW	Socket power lock bit. When this bit is set to 1b, software cannot power down the PC Card socket while in D3. It may be necessary to lock socket power in order to support wake on LAN or RING if the operating system is programmed to power down a socket when the CardBus controller is placed in the D3 state.
6‡	3VCAPABLE	RW	3-V socket capable force bit. 0 = Not 3-V capable 1 = 3-V capable (default)
5‡	IO16R2	RW	Diagnostic bit. This bit defaults to 1b.
4	RSVD	R	Reserved. This bit returns 0b when read. A write has no effect.
3‡	TEST	RW	TI test bit. Write only 0b to this bit.
2–1‡	INTMODE	RW	Interrupt mode. These bits select the interrupt signaling mode. The interrupt mode bits are encoded: 00 = Parallel PCI interrupts only 01 = Reserved 10 = IRQ serialized interrupts and parallel PCI interrupts INTA, INTB, INTC, and INTD 11 = IRQ and PCI serialized interrupts (default)
0‡	RSVD	RW	Reserved. Bit 0 is reserved for test purposes. Only 0b must be written to this bit.

### Table 4–17. Device Control Register Description

 $\ddagger$  One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST}}$ .

### 4.39 Diagnostic Register

The diagnostic register is provided for internal TI test purposes. It is a read/write register, but only 00h must be written to it. See Table 4–18 for a complete description of the register contents.

Register offset:	93h (Function 0)
Register type:	Read/Write
Default value:	60h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	1	1	0	0	0	0	0

Table 4–18.	Diagnostic	Register	Description
	Diagnootio	regiotor	Booonption

BIT	SIGNAL	TYPE	FUNCTION
7‡	TRUE_VAL	RW	This bit defaults to 0b. This bit is encoded as: 0 = Reads true values in PCI vendor ID and PCI device ID registers (default) 1 = Returns all 1s to reads from the PCI vendor ID and PCI device ID registers
6‡	RSVD	R	Reserved. This bit is read-only and returns 1b when read.
5‡	CSC	RW	CSC interrupt routing control 0 = CSC interrupts routed to PCI if ExCA 803 bit 4 = 1b 1 = CSC interrupts routed to PCI if ExCA 805 bits 7-4 = 0000b (default). In this case, the setting of ExCA 803 bit 4 is a don't care.
4 ‡	DIAG4	RW	Diagnostic RETRY_DIS. Delayed transaction disable.
3‡	DIAG3	RW	Diagnostic RETRY_EXT. Extends the latency from 16 to 64.
2‡	DIAG2	RW	Diagnostic DISCARD_TIM_SEL_CB. Set = $2^{10}$ , reset = $2^{15}$ .
1‡	DIAG1	RW	Diagnostic DISCARD_TIM_SEL_PCI. Set = $2^{10}$ , reset = $2^{15}$ .
0 ‡	RSVD	RW	This bit is reserved. Do not change the value of this bit.

<sup>‡</sup> One or more bits in this register are cleared only by the assertion of GRST.

### 4.40 Capability ID Register

The capability ID register identifies the linked list item as the register for PCI power management. The register returns 01h when read, which is the unique ID assigned by the PCI SIG for the PCI location of the capabilities pointer and the value.

Register offset:	A0h
Register type:	Read-only
Default value:	01h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	1

### 4.41 Next Item Pointer Register

The contents of this register indicate the next item in the linked list of the PCI power management capabilities. Because the PCI6515A functions only include one capabilities item, this register returns 00h when read.

Register offset:	A1h
Register type:	Read-only
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

# 4.42 Power Management Capabilities Register

The power management capabilities register contains information on the capabilities of the PC Card function related to power management. The CardBus bridge function supports the D0, D1, D2, and D3 power states. The default register value is FE12h for operation in accordance with *PCI Bus Power Management Interface Specification* revision 1.1. See Table 4–19 for a complete description of the register contents.

Register offset:	A2h (Function 0)
Register type:	Read-only, Read/Write
Default value:	FE12h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	1	1	1	1	1	1	1	0	0	0	0	1	0	0	1	0

BIT	SIGNAL	TYPE	FUNCTION
			This 5-bit field indicates the power states from which the controller functions can assert $\overline{PME}$ . A 0b for any bit indicates that the function cannot assert the $\overline{PME}$ signal while in that power state. These 5 bits return 11111b when read. Each of these bits is described below:
15‡	PME support	RW	Bit 15 – defaults to 1b indicating the $\overline{\text{PME}}$ signal can be asserted from the D3 <sub>COId</sub> state. This bit is read/write because wake-up support from D3 <sub>COId</sub> is contingent on the system providing an auxiliary power source to the V <sub>CC</sub> terminals. If the system designer chooses not to provide an auxiliary power source to the V <sub>CC</sub> terminals for D3 <sub>COId</sub> wake-up support, then BIOS must write 0b to this bit.
14–11		R	Bit 14 – contains the value 1b to indicate that the $\overrightarrow{PME}$ signal can be asserted from the D3 <sub>hot</sub> state. Bit 13 – contains the value 1b to indicate that the $\overrightarrow{PME}$ signal can be asserted from the D2 state. Bit 12 – contains the value 1b to indicate that the $\overrightarrow{PME}$ signal can be asserted from the D1 state. Bit 11 – contains the value 1b to indicate that the $\overrightarrow{PME}$ signal can be asserted from the D1 state.
10	D2_Support	R	This bit returns 1b when read, indicating that the function supports the D2 device power state.
9	D1_Support	R	This bit returns 1b when read, indicating that the function supports the D1 device power state.
8–6	RSVD	R	Reserved. These bits return 000b when read.
5	DSI	R	Device-specific initialization. This bit returns 0b when read.
4	AUX PWR	R	Auxiliary power source. This bit is meaningful only if bit 15 (D3 <sub>cold</sub> supporting PME) is set. When this bit is set, it indicates that support for PME in D3 <sub>cold</sub> requires auxiliary power supplied by the system by way of a proprietary delivery vehicle.
4	AUX_PWR	ĸ	A 0b in this bit field indicates that the function supplies its own auxiliary power source.
			If the function does not support PME while in the D3 <sub>COld</sub> state (bit 15=0b), then this field must always return 0b.
3	PMECLK	R	When this bit is 1b, it indicates that the function relies on the presence of the PCI clock for <u>PME</u> operation. When this bit is 0b, it indicates that no PCI clock is required for the function to generate <u>PME</u> .
			Functions that do not support PME generation in any state must return 0b for this field.
2–0	Version	R	These 3 bits return 010b when read, indicating that there are 4 bytes of general-purpose power management (PM) registers as described in draft revision 1.1 of the PCI Bus Power Management Interface Specification.

 Table 4–19. Power Management Capabilities Register Description

### 4.43 Power Management Control/Status Register

The power management control/status register determines and changes the current power state of the CardBus function. The contents of this register are not affected by the internally generated reset caused by the transition from the D3<sub>hot</sub> to D0 state. See Table 4–20 for a complete description of the register contents.

All PCI registers, ExCA registers, and CardBus registers are reset as a result of a D3<sub>hot</sub>-to-D0 state transition, with the exception of the PME context bits (if PME is enabled) and the GRST only bits.

Register offset:	A4h (Function 0)
Register type:	Read-only, Read/Write, Read/Write/Clear
Default value:	0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
15 †	PMESTAT	RC	PME status. This bit is set when the CardBus function would normally assert the PME signal, independent of the state of the PME_EN bit. This bit is cleared by a writeback of 1b, and this also clears the PME signal if PME was asserted by this function. Writing 0b to this bit has no effect.
14–13	DATASCALE	R	This 2-bit field returns 00b when read. The CardBus function does not return any dynamic data.
12–9	DATASEL	R	Data select. This 4-bit field returns 0h when read. The CardBus function does not return any dynamic data.
8‡	PME_ENABLE	RW	This bit enables the function to assert $\overline{PME}$ . If this bit is cleared, then assertion of $\overline{PME}$ is disabled. This bit is not cleared by the assertion of $\overline{PRST}$ . It is only cleared by the assertion of $\overline{GRST}$ .
7–2	RSVD	R	Reserved. These bits return 00 0000b when read.
1–0	PWRSTATE	RW	Power state. This 2-bit field is used both to determine the current power state of a function and to set the function into a new power state. This field is encoded as: 00 = D0 01 = D1 10 = D2 $11 = D3_{hot}$

 Table 4–20. Power Management Control/Status Register Description

<sup>†</sup> One or more bits in this register are PME context bits and can be cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST.

# 4.44 Power Management Control/Status Bridge Support Extensions Register

This register supports PCI bridge-specific functionality. It is required for all PCI-to-PCI bridges. See Table 4–21 for a complete description of the register contents.

Register offset:	A6h (Function 0)
Register type:	Read-only
Default value:	C0h
<u>.</u>	<u> </u>

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	1	1	0	0	0	0	0	0

### Table 4–21. Power Management Control/Status Bridge Support Extensions Register Description

BIT	SIGNAL	TYPE	FUNCTION
			Bus power/clock control enable. This bit returns 1b when read. This bit is encoded as: 0 = Bus power/clock control is disabled 1 = Bus power/clock control is enabled (default)
7	BPCC_EN	R	A 0b indicates that the bus power/clock control policies defined in the <i>PCI Bus Power Management</i> <i>Interface Specification</i> are disabled. When the bus power/clock control enable mechanism is disabled, the power state field (bits 1–0) of the power management control/status register (PCI offset A4h, see Section 4.43) cannot be used by the system software to control the power or the clock of the secondary bus. A 1b indicates that the bus power/clock control mechanism is enabled.
6	B2_B3	R	<ul> <li>B2/B3 support for D3<sub>hot</sub>. The state of this bit determines the action that is to occur as a direct result of programming the function to D3<sub>hot</sub>. This bit is only meaningful if bit 7 (BPCC_EN) is a 1b. This bit is encoded as:</li> <li>0 = When the bridge is programmed to D3<sub>hot</sub>, its secondary bus has its power removed (B3)</li> <li>1 = When the bridge function is programmed to D3<sub>hot</sub>, its secondary bus PCI clock is stopped (B2) (default)</li> </ul>
5–0	RSVD	R	Reserved. These bits return 00 0000b when read.

### 4.45 Power-Management Data Register

The power-management data register returns 00h when read, because the CardBus functions do not report dynamic data.

Register offset:	A7h (Function 0)
Register type:	Read-only
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### 4.46 Serial Bus Data Register

The serial bus data register is for programmable serial bus byte reads and writes. This register represents the data when generating cycles on the serial bus interface. To write a byte, this register must be programmed with the data, the serial bus index register must be programmed with the byte address, the serial bus slave address must be programmed with the 7-bit slave address, and the read/write indicator bit must be reset.

On byte reads, the byte address is programmed into the serial bus index register, the serial bus slave address register must be programmed with both the 7-bit slave address and the read/write indicator bit, and bit 5 (REQBUSY) in the serial bus control and status register (see Section 4.49) must be polled until clear. Then the contents of this register are valid read data from the serial bus interface. See Table 4–22 for a complete description of the register contents.

Register offset:	B0h (Function 0)
Register type:	Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### Table 4–22. Serial Bus Data Register Description

BIT	SIGNAL	TYPE	FUNCTION
7–0‡	SBDATA		Serial bus data. This bit field represents the data byte in a read or write transaction on the serial interface. On reads, the REQBUSY bit must be polled to verify that the contents of this register are valid.

<sup>‡</sup> One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST}}$ .

### 4.47 Serial Bus Index Register

The serial bus index register is for programmable serial bus byte reads and writes. This register represents the byte address when generating cycles on the serial bus interface. To write a byte, the serial bus data register must be programmed with the data, this register must be programmed with the byte address, and the serial bus slave address must be programmed with both the 7-bit slave address and the read/write indicator.

On byte reads, the word address is programmed into this register, the serial bus slave address must be programmed with both the 7-bit slave address and the read/write indicator bit, and bit 5 (REQBUSY) in the serial bus control and status register (see Section 4.49) must be polled until clear. Then the contents of the serial bus data register are valid read data from the serial bus interface. See Table 4–23 for a complete description of the register contents.

Register offset:	B1h (Function 0)
Register type:	Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

Table 4–23.	Serial B	us Index	Register	Description
		us much	Register	Description

BIT	SIGNAL	TYPE	FUNCTION
7–0‡	SBINDEX	RW	Serial bus index. This bit field represents the byte address in a read or write transaction on the serial interface.

<sup> $\ddagger$ </sup> One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST}}$ .

### 4.48 Serial Bus Slave Address Register

The serial bus slave address register is for programmable serial bus byte read and write transactions. To write a byte, the serial bus data register must be programmed with the data, the serial bus index register must be programmed with the byte address, and this register must be programmed with both the 7-bit slave address and the read/write indicator bit.

On byte reads, the byte address is programmed into the serial bus index register, this register must be programmed with both the 7-bit slave address and the read/write indicator bit, and bit 5 (REQBUSY) in the serial bus control and status register (see Section 4.49) must be polled until clear. Then the contents of the serial bus data register are valid read data from the serial bus interface. See Table 4–24 for a complete description of the register contents.

Register offset:	B2h (Function 0)
Register type:	Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
7–1‡	SLAVADDR	RW	Serial bus slave address. This bit field represents the slave address of a read or write transaction on the serial interface.
0‡	RWCMD	RW	Read/write command. Bit 0 indicates the read/write command bit presented to the serial bus on byte read and write accesses. 0 = A byte write access is requested to the serial bus interface 1 = A byte read access is requested to the serial bus interface

# 4.49 Serial Bus Control/Status Register

The serial bus control and status register communicates serial bus status information and selects the quick command protocol. Bit 5 (REQBUSY) in this register must be polled during serial bus byte reads to indicate when data is valid in the serial bus data register. See Table 4–25 for a complete description of the register contents.

Register offset:	B3h (Function 0)
Register type:	Read-only, Read/Write, Read/Clear
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
7‡	PROT_SEL	RW	Protocol select. When bit 7 is set, the send-byte protocol is used on write requests and the receive-byte protocol is used on read commands. The word address byte in the serial bus index register (see Section 4.47) is not output by the controller when bit 7 is set.
6	RSVD	R	Reserved. Bit 6 returns 0b when read.
5	REQBUSY	R	Requested serial bus access busy. Bit 5 indicates that a requested serial bus access (byte read or write) is in progress. A request is made, and bit 5 is set, by writing to the serial bus slave address register (see Section 4.48). Bit 5 must be polled on reads from the serial interface. After the byte read access has been completed, this bit is cleared and the read data is valid in the serial bus data register.
4	ROMBUSY	R	Serial EEPROM busy status. Bit 4 indicates the status of the serial EEPROM circuitry. Bit 4 is set during the loading of the subsystem ID and other default values from the serial bus EEPROM. 0 = Serial EEPROM circuitry is not busy 1 = Serial EEPROM circuitry is busy
3‡	SBDETECT	RW	Serial bus detect. When the serial bus interface is detected through a pullup resistor on the SCL terminal after reset, this bit is set to 1b. 0 = Serial bus interface not detected 1 = Serial bus interface detected
2‡	SBTEST	RW	Serial bus test. When bit 2 is set, the serial bus clock frequency is increased for test purposes. $0 = $ Serial bus clock at normal operating frequency, $\approx 100$ kHz (default) 1 = Serial bus clock frequency increased for test purposes
1‡	REQ_ERR	RC	Requested serial bus access error. Bit 1 indicates when a data error occurs on the serial interface during a requested cycle and may be set due to a missing acknowledge. Bit 1 is cleared by a writeback of 1b. 0 = No error detected during user-requested byte read or write cycle 1 = Data error detected during user-requested byte read or write cycle
0‡	ROM_ERR	RC	EEPROM data error status. Bit 0 indicates when a data error occurs on the serial interface during the auto-load from the serial bus EEPROM and may be set due to a missing acknowledge. Bit 0 is also set on invalid EEPROM data formats. See Section 3.6.4, <i>Serial Bus EEPROM Application</i> , for details on EEPROM data format. Bit 0 is cleared by a writeback of 1b. 0 = No error detected during autoload from serial bus EEPROM 1 = Data error detected during autoload from serial bus EEPROM

### Table 4–25. Serial Bus Control/Status Register Description

# 5 ExCA Compatibility Registers (Function 0)

The ExCA (exchangeable card architecture) registers implemented in the PCI6515A controller are register-compatible with the Intel 82365SL-DF PCMCIA controller. ExCA registers are identified by an offset value, which is compatible with the legacy I/O index/data scheme used on the Intel<sup>™</sup> 82365 ISA controller. The ExCA registers are accessed through this scheme by writing the register offset value into the index register (I/O base), and reading or writing the data register (I/O base + 1). The I/O base address used in the index/data scheme is programmed in the PC Card 16-bit I/F legacy mode base address register. The offsets from this base address run contiguously from 00h to 3Fh for socket A. See Figure 5–1 for an ExCA I/O mapping illustration. Table 5–1 identifies each ExCA register and its respective ExCA offset.


The controller also provides a memory-mapped alias of the ExCA registers by directly mapping them into PCI memory space. They are located through the CardBus socket registers/ExCA registers base address register (PCI register 10h) at memory offset 800h. See Figure 5–2 for an ExCA memory mapping illustration. Note that memory offsets are 800h–844h for function 0. This illustration also identifies the CardBus socket register mapping, which is mapped into the same 4K window at memory offset 0h.

The interrupt registers in the ExCA register set, as defined by the 82365SL specification, control such card functions as reset, type, interrupt routing, and interrupt enables. Special attention must be paid to the interrupt routing registers and the host interrupt signaling method selected for the controller to ensure that all possible interrupts can potentially be routed to the programmable interrupt controller. The ExCA registers that are critical to the interrupt signaling are at memory address ExCA offsets 803h and 805h.

Access to I/O mapped 16-bit PC Cards is available to the host system via two ExCA I/O windows. These are regions of host I/O address space into which the card I/O space is mapped. These windows are defined by start, end, and offset addresses programmed in the ExCA registers described in this chapter. I/O windows have byte granularity.


Access to memory-mapped 16-bit PC Cards is available to the host system via five ExCA memory windows. These are regions of host memory space into which the card memory space is mapped. These windows are defined by start, end, and offset addresses programmed in the ExCA registers described in this chapter. Memory windows have 4-Kbyte granularity.

A bit location followed by a **‡** means that this bit is not cleared by the assertion of **PRST**. This bit is only cleared by the assertion of **GRST**. This is necessary to retain device context during the transition from D3 to D0.



Offset of desired register is placed in the index register and the data from that location is returned in the data register.

Figure 5–1. ExCA Register Access Through I/O



Offsets are from the CardBus socket/ExCA base address register's base address.

Figure 5–2. ExCA Register Access Through Memory

EXCA REGISTER NAME	PCI MEMORY ADDRESS OFFSET (HEX)	EXCA OFFSE (CARD A)
Identification and revision ‡	800	00
Interface status	801	01
Power control †	802†	02
Interrupt and general control †	803†	03
Card status change †	804†	04
Card status change interrupt configuration †	805†	05
Address window enable	806	06
I / O window control	807	07
I / O window 0 start-address low-byte	808	08
I / O window 0 start-address high-byte	809	09
I / O window 0 end-address low-byte	80A	0A
I / O window 0 end-address high-byte	80B	0B
I / O window 1 start-address low-byte	80C	0C
I / O window 1 start-address high-byte	80D	0D
I / O window 1 end-address low-byte	80E	0E
I / O window 1 end-address high-byte	80F	0F
Memory window 0 start-address low-byte	810	10
Memory window 0 start-address high-byte	811	11
Memory window 0 end-address low-byte	812	12
Memory window 0 end-address high-byte	813	13
Memory window 0 offset-address low-byte	814	14
Memory window 0 offset-address high-byte	815	15
Card detect and general control †	816	16
Reserved	817	17
Memory window 1 start-address low-byte	818	18
Memory window 1 start-address high-byte	819	19
Memory window 1 end-address low-byte	81A	1A
Memory window 1 end-address high-byte	81B	1B
Memory window 1 offset-address low-byte	81C	1C
Memory window 1 offset-address high-byte	81D	1D
Global control ‡	81E	1E
Reserved	81F	1F
Memory window 2 start-address low-byte	820	20
Memory window 2 start-address high-byte	821	21
Memory window 2 end-address low-byte	822	22
Memory window 2 end-address high-byte	823	23
Memory window 2 offset-address low-byte	824	24
Memory window 2 offset-address high-byte One or more bits in this register are cleared only by the assertion of GRST wh	en PME is enabled. If PME is not enabled, the	25 en this bit is clear

### Table 5–1. ExCA Registers and Offsets

when PME is enabled. If PME is not enabled, then this bit <sup>1</sup> One or more bits in <u>this register are</u> cleared only by the assertion of GRST w by the assertion of PRST or GRST.
 <sup>‡</sup> One or more bits in this register are cleared only by the assertion of GRST. ed only by the assertion of

EXCA REGISTER NAME	PCI MEMORY ADDRESS OFFSET (HEX)	EXCA OFFSET (CARD A)
Reserved	826	26
Reserved	827	27
Memory window 3 start-address low-byte	828	28
Memory window 3 start-address high-byte	829	29
Memory window 3 end-address low-byte	82A	2A
Memory window 3 end-address high-byte	82B	2B
Memory window 3 offset-address low-byte	82C	2C
Memory window 3 offset-address high-byte	82D	2D
Reserved	82E	2E
Reserved	82F	2F
Memory window 4 start-address low-byte	830	30
Memory window 4 start-address high-byte	831	31
Memory window 4 end-address low-byte	832	32
Memory window 4 end-address high-byte	833	33
Memory window 4 offset-address low-byte	834	34
Memory window 4 offset-address high-byte	835	35
I/O window 0 offset-address low-byte	836	36
I/O window 0 offset-address high-byte	837	37
I/O window 1 offset-address low-byte	838	38
I/O window 1 offset-address high-byte	839	39
Reserved	83A	3A
Reserved	83B	3B
Reserved	83C	3C
Reserved	83D	3D
Reserved	83E	3E
Reserved	83F	3F
Memory window page register 0	840	-
Memory window page register 1	841	-
Memory window page register 2	842	-
Memory window page register 3	843	_
Memory window page register 4	844	_

### Table 5–1. ExCA Registers and Offsets (Continued)

# 5.1 ExCA Identification and Revision Register

This register provides host software with information on 16-bit PC Card support and 82365SL-DF compatibility. See Table 5–2 for a complete description of the register contents.

**NOTE:** If bit 5 (SUBSYRW) in the system control register is 1b, then this register is read-only.

Register offset:	CardBus Socket Address + 800h:	Card A ExCA Offset 00h
Register type:	Read/Write, Read-only	
Default value:	84h	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	1	0	0	0	0	1	0	0

BIT	SIGNAL	TYPE	FUNCTION
7–6‡	IFTYPE	R	Interface type. These bits, which are hardwired as 10b, identify the 16-bit PC Card support provided by the controller. The controller supports both I/O and memory 16-bit PC Cards.
5–4‡	RSVD	RW	These bits can be used for 82365SL emulation.
3–0‡	365REV	RW	82365SL-DF revision. This field stores the Intel 82365SL-DF revision supported by the controller. Host software can read this field to determine compatibility to the 82365SL-DF register set. This field defaults to 0100b upon reset. Writing 0010b to this field places the controller in the 82365SL mode.

<sup> $\ddagger$ </sup> One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST}}$ .

# 5.2 ExCA Interface Status Register

This register provides information on current status of the PC Card interface. An X in the default bit values indicates that the value of the bit after reset depends on the state of the PC Card interface. See Table 5–3 for a complete description of the register contents.

Register offset:	CardBus Socket Address + 801h:	Card A ExCA Offset 01h
Register type:	Read-only	
Default value:	00XX XXXXb	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	Х	Х	Х	Х	Х	Х

BIT	SIGNAL	TYPE	FUNCTION
7	RSVD	R	This bit returns 0b when read. A write has no effect.
6	CARDPWR	R	CARDPWR. Card power. This bit indicates the current power status of the PC Card socket. This bit reflects how the ExCA power control register has been programmed. The bit is encoded as:
0		IX .	$0 = V_{CC}$ and Vpp to the socket are turned off (default) 1 = V_{CC} and Vpp to the socket are turned on
			This bit indicates the current status of the READY signal at the PC Card interface.
5	READY	R	0 = PC Card is not ready for a data transfer 1 = PC Card is ready for a data transfer
4	CARDWP	R	Card write protect. This bit indicates the current status of the WP signal at the PC Card interface. This signal reports to the controller whether or not the memory card is write protected. Further, write protection for an entire 16-bit memory window is available by setting the appropriate bit in the ExCA memory window offset-address high-byte register.
			0 = WP signal is 0b. PC Card is R/W. 1 = WP signal is 1b. PC Card is read-only.
3	CDETECT2	R	Card detect 2. This bit indicates the status of the CD2 signal at the PC Card interface. Software can use this and CDETECT1 to determine if a PC Card is fully seated in the socket.
			0 = <u>CD2</u> signal is 1b. No PC Card inserted. 1 = <u>CD2</u> signal is 0b. PC Card at least partially inserted.
2	CDETECT1	R	Card detect 1. This bit indicates the status of the CD1 signal at the PC Card interface. Software can use this and CDETECT2 to determine if a PC Card is fully seated in the socket.
2	CDETECT	ĸ	$0 = \overline{\text{CD1}}$ signal is 1b. No PC Card inserted. 1 = CD1 signal is 0b. PC Card at least partially inserted.
			Battery voltage detect. When a 16-bit memory card is inserted, the field indicates the status of the battery voltage detect signals (BVD1, BVD2) at the PC Card interface, where bit 0 reflects the BVD1 status, and bit 1 reflects BVD2.
1–0	BVDSTAT	R	00 = Battery is dead 01 = Battery is dead 10 = Battery is low; warning 11 = Battery is good
			When a 16-bit I/O card is inserted, this field indicates the status of the SPKR (bit 1) signal and the STSCHG (bit 0) at the PC Card interface. In this case, the two bits in this field directly reflect the current state of these card outputs.

# 5.3 ExCA Power Control Register

This register provides PC Card power control. Bit 7 of this register enables the 16-bit outputs on the socket interface, and can be used for power management in 16-bit PC Card applications. See Table 5–5 for a complete description of the register contents.

Register offset:	CardBus Socket Address + 802h:	Card A ExCA Offset 02h
Register type:	Read-only, Read/Write	
Default value:	00h	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### Table 5–4. ExCA Power Control Register Description—82365SL Support

BIT	SIGNAL	TYPE	FUNCTION			
7	COE	RW	Card output enable. Bit 7 controls the state of all of the 16-bit outputs on the controller. Thi encoded as: 0 = 16-bit PC Card outputs disabled (default) 1 = 16-bit PC Card outputs enabled			
6	RSVD	R	Reserved. Bit 6 returns 0b when read.			
5†	AUTOPWRSWEN	RW	Auto power switch enable. 0 = Automatic socket power switching based on card detects is disabled 1 = Automatic socket power switching based on card detects is enabled			
4	CAPWREN	RW	PC Card power enable. 0 = V <sub>CC</sub> = No connection 1 = V <sub>CC</sub> is enabled and controlled by bit 2 (EXCAPOWER) of the system control register (PCI offset 80h, see Section 4.29)			
3–2	RSVD	R	Reserved. Bits 3 and 2 return 00b when read.			
1–0	EXCAVPP	RW	PC Card Vpp power control. Bits 1 and 0 are used to request changes to card Vpp. The controller ignoresthis field unless V <sub>CC</sub> to the socket is enabled. This field is encoded as: $00 = No$ connection (default) $10 = 12$ V $01 = V_{CC}$ $11 = Reserved$			

<sup>†</sup> One or more bits in this register are cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST.

Table 5–5	. ExCA Power	r Control Registe	r Description-	-82365SL-DF	Support
-----------	--------------	-------------------	----------------	-------------	---------

BIT	SIGNAL	TYPE	FUNCTION			
7†	COE	RW	Card output enable. This bit controls the state of all of the 16-bit outputs on the controller. This encoded as: 0 = 16-bit PC Card outputs are disabled (default) 1 = 16-bit PC Card outputs are enabled			
6–5	RSVD	R	Reserved. These bits return 00b when read. Writes have no effect.			
4–3†	EXCAVCC	RW	VCC. These bits are used to request changes to card VCC. This field is encoded as: $00 = 0 V$ (default) $10 = 5 V$ $01 = 0 V$ reserved $11 = 3.3 V$			
2	RSVD	R	This bit returns 0b when read. A write has no effect.			
1–0†	EXCAVPP	RW	Vpp. These bits are used to request changes to card Vpp. The controller ignores this field unless VCthe socket is enabled (i.e., 5 Vdc or 3.3 Vdc). This field is encoded as: $00 = 0 V$ (default) $10 = 12 V$ $01 = V_{CC}$ $11 = 0 V$ reserved			

<sup>†</sup> This bit is cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST.

### 5.4 **ExCA Interrupt and General Control Register**

This register controls interrupt routing for I/O interrupts as well as other critical 16-bit PC Card functions. See Table 5–6 for a complete description of the register contents.

Register o Register ty Default va	vpe:	CardBus So Read/Write 00h		ss + 803h:	Card A E	ExCA Offset	t 03h	
BIT NUMBER	7	6	5	4	3	2	1	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0
Table 5–6. ExCA Interrupt and General Control Register Description								

FUNCTION

ы	SIGNAL	TIFE	FUNCTION
7	RINGEN	RW	Card ring indicate enable. Enables the ring indicate function of the BVD1/RI terminals. This bit is encoded as: 0 = Ring indicate disabled (default) 1 = Ring indicate enabled
6†	RESET	RW	Card reset. This bit controls the 16-bit PC Card RESET signal, and allows host software to force a card reset. This bit affects 16-bit cards only. This bit is encoded as: 0 = RESET signal asserted (default) 1 = RESET signal deasserted
5†	CARDTYPE	RW	Card type. This bit indicates the PC Card type. This bit is encoded as: 0 = Memory PC Card is installed (default) 1 = I/O PC Card is installed
4	CSCROUTE	RW	PCI interrupt – CSC routing enable bit. This bit has meaning only if the CSC interrupt routing control bit (PCI offset 93h, bit 5) is 0b. In this case, when this bit is set (high), the card status change interrupts are routed to PCI interrupts. When low, the card status change interrupts are routed using bits 7–4 in the ExCA card status-change interrupt configuration register (ExCA offset 805h, see Section 5.6). This bit is encoded as: 0 = CSC interrupts routed by ExCA registers (default) 1 = CSC interrupts routed to PCI interrupts If the CSC interrupt routing control bit (bit 5) of the diagnostic register (PCI offset 93h, see Section 4.39) is set to 1b, this bit has no meaning, which is the default case.
3–0	INTSELECT	RW	Card interrupt select for I/O PC Card functional interrupts. These bits select the interrupt routing for I/O PC Card functional interrupts. This field is encoded as: 0000 = No IRQ selected (default). CSC interrupts are routed to PCI Interrupts. This bit setting is ORed with bit 4 (CSCROUTE) for backward compatibility. 0001 = IRQ1 enabled 0010 = SMI enabled 0010 = SMI enabled 0100 = IRQ4 enabled 0101 = IRQ5 enabled 0110 = IRQ6 enabled 0111 = IRQ7 enabled 1000 = IRQ8 enabled 1001 = IRQ9 enabled 1001 = IRQ9 enabled 1010 = IRQ10 enabled 1011 = IRQ10 enabled

<sup>†</sup>This bit is cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST.

1110 = IRQ14 enabled 1111 = IRQ15 enabled

TYPE

SIGNAL

BIT 

# 5.5 ExCA Card Status-Change Register

The ExCA card status-change register controls interrupt routing for I/O interrupts as well as other critical 16-bit PC Card functions. The register enables these interrupt sources to generate an interrupt to the host. When the interrupt source is disabled, the corresponding bit in this register always reads 0b. When an interrupt source is enabled, the corresponding bit in this register is set to indicate that the interrupt source is active. After generating the interrupt to the host, the interrupt service routine must read this register to determine the source of the interrupt. The interrupt service routine is responsible for resetting the bits in this register as well. Resetting a bit is accomplished by one of two methods: a read of this register or an explicit writeback of 1b to the status bit. The choice of these two methods is based on bit 2 (interrupt flag clear mode select) in the ExCA global control register (CB offset 81Eh, see Section 5.20). See Table 5–7 for a complete description of the register contents.

Register offset: Register type: Default value:	CardBus socket address + 804h; Read-only 00h	Card A ExCA offset 04h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
7–4	RSVD	R	Reserved. Bits 7–4 return 0h when read.
3†	CDCHANGE	R	Card detect change. Bit 3 indicates whether a change on $\overline{\text{CD1}}$ or $\overline{\text{CD2}}$ occurred at the PC Card interface. This bit is encoded as: 0 = No change detected on either $\overline{\text{CD1}}$ or $\overline{\text{CD2}}$ 1 = Change detected on either $\overline{\text{CD1}}$ or $\overline{\text{CD2}}$
2 †	READYCHANGE	R	Ready change. When a 16-bit memory is installed in the socket, bit 2 includes whether the source of a PCI6515A interrupt was due to a change on READY at the PC Card interface, indicating that the PC Card is now ready to accept new data. This bit is encoded as: 0 = No low-to-high transition detected on READY (default) 1 = Detected low-to-high transition on READY
			When a 16-bit I/O card is installed, bit 2 is always 0b.
1†	BATWARN	R	Battery warning change. When a 16-bit memory card is installed in the socket, bit 1 indicates whether the source of a PCI6515A interrupt was due to a battery-low warning condition. This bit is encoded as: 0 = No battery warning condition (default) 1 = Detected battery warning condition
			When a 16-bit I/O card is installed, bit 1 is always 0b.
0†	BATDEAD	R	Battery dead or status change. When a 16-bit memory card is installed in the socket, bit 0 indicates whether the source of a PCI6515A interrupt was due to a battery dead condition. This bit is encoded as: $0 = \frac{\text{STSCHG}}{\text{STSCHG}} \text{ deasserted (default)}$ $1 = \text{STSCHG} \text{ asserted}$
			Ring indicate. When the controller is configured for ring indicate operation, bit 0 indicates the status of RI.

Table 5–7.	<b>ExCA Card Status-Change Register Desc</b>	ription
	Exert eara etatae enange tregieter beee	

<sup>†</sup> These are PME context bits and can be cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then these bits are cleared by the assertion of PRST or GRST.

RESET STATE

0

# 5.6 ExCA Card Status-Change Interrupt Configuration Register

0

This register controls interrupt routing for CSC interrupts, as well as masks/unmasks CSC interrupt sources. See Table 5–8 for a complete description of the register contents.

0

0

0

0

U	jister offset: CardBus Socket Address + 805 jister type: Read/Write ault value: 00h					ExCA Offset	t 05h	
BIT NUMBER	7	6	5	4	3	2	1	

0

Table 5–8 ExCA Card Status-Change I	nterrupt Configuration Register Description
Table 5-0. EXCA Card Status-Change i	merrupt configuration negister bescription

BIT	SIGNAL	TYPE	FUNCTION
7–4	CSCSELECT	RW	Interrupt select for card status change. These bits select the interrupt routing for card status-change interrupts. This field is encoded as: 0000 = CSC interrupts routed to PCI interrupts if bit 5 of the diagnostic register (PCI offset 93h) is set to 1b. In this case bit 4 of ExCA 803 is a don't care. This is the default setting. 0000 = No ISA interrupt routing if bit 5 of the diagnostic register (PCI offset 93h) is set to 0b. In this case, CSC interrupts are routed to PCI interrupts by setting bit 4 of ExCA 803h to 1b. 0001 = IRQ1 enabled 0010 = SMI enabled 0010 = IRQ3 enabled 0101 = IRQ6 enabled 0110 = IRQ6 enabled 1010 = IRQ6 enabled 1001 = IRQ9 enabled 1001 = IRQ9 enabled 1011 = IRQ1 enabled 1011 = IRQ11 enabled 1011 = IRQ11 enabled 1101 = IRQ11 enabled 1101 = IRQ12 enabled 1101 = IRQ14 enabled 1101 = IRQ14 enabled 1101 = IRQ14 enabled
3†	CDEN	RW	Card detect enable. Enables interrupts on CD1 or CD2 changes. This bit is encoded as: 0 = Disables interrupts on CD1 or CD2 line changes (default) 1 = Enables interrupts on CD1 or CD2 line changes
2†	READYEN	RW	Ready enable. This bit enables/disables a low-to-high transition on the PC Card READY signal to generate a host interrupt. This interrupt source is considered a card status change. This bit is encoded as: 0 = Disables host interrupt generation (default) 1 = Enables host interrupt generation
1†	BATWARNEN	RW	Battery warning enable. This bit enables/disables a battery warning condition to generate a CSC interrupt. This bit is encoded as: 0 = Disables host interrupt generation (default) 1 = Enables host interrupt generation
0†	BATDEADEN	RW	Battery dead enable. This bit enables/disables a battery dead condition on a memory PC Card or assertion of the STSCHG I/O PC Card signal to generate a CSC interrupt. 0 = Disables host interrupt generation (default) 1 = Enables host interrupt generation

<sup>†</sup> This bit is cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST.

0

0

# 5.7 ExCA Address Window Enable Register

The ExCA address window enable register enables/disables the memory and I/O windows to the 16-bit PC Card. By default, all windows to the card are disabled. The controller does not acknowledge PCI memory or I/O cycles to the card if the corresponding enable bit in this register is 0b, regardless of the programming of the memory or I/O window start/end/offset address registers. See Table 5–9 for a complete description of the register contents.

Register offset:	CardBus socket address + 806h;	Card A ExCA offset 06h
Register type:	Read-only, Read/Write	
Default value:	00h	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
7	IOWIN1EN	RW	<ul> <li>I/O window 1 enable. Bit 7 enables/disables I/O window 1 for the PC Card. This bit is encoded as:</li> <li>0 = I/O window 1 disabled (default)</li> <li>1 = I/O window 1 enabled</li> </ul>
6	IOWIN0EN	RW	<ul> <li>I/O window 0 enable. Bit 6 enables/disables I/O window 0 for the PC Card. This bit is encoded as:</li> <li>0 = I/O window 0 disabled (default)</li> <li>1 = I/O window 0 enabled</li> </ul>
5	RSVD	R	Reserved. Bit 5 returns 0b when read.
4	MEMWIN4EN	RW	Memory window 4 enable. Bit 4 enables/disables memory window 4 for the PC Card. This bit is encoded as: 0 = Memory window 4 disabled (default) 1 = Memory window 4 enabled
3	MEMWIN3EN	RW	Memory window 3 enable. Bit 3 enables/disables memory window 3 for the PC Card. This bit is encoded as: 0 = Memory window 3 disabled (default) 1 = Memory window 3 enabled
2	MEMWIN2EN	RW	Memory window 2 enable. Bit 2 enables/disables memory window 2 for the PC Card. This bit is encoded as: 0 = Memory window 2 disabled (default) 1 = Memory window 2 enabled
1	MEMWIN1EN	RW	Memory window 1 enable. Bit 1 enables/disables memory window 1 for the PC Card. This bit is encoded as: 0 = Memory window 1 disabled (default) 1 = Memory window 1 enabled
0	MEMWINOEN	RW	Memory window 0 enable. Bit 0 enables/disables memory window 0 for the PC Card. This bit is encoded as: 0 = Memory window 0 disabled (default) 1 = Memory window 0 enabled

Table 5–9.	<b>ExCA Address</b>	Window	<b>Enable R</b>	legister	Description
------------	---------------------	--------	-----------------	----------	-------------

# 5.8 ExCA I/O Window Control Register

The ExCA I/O window control register contains parameters related to I/O window sizing and cycle timing. See Table 5–10 for a complete description of the register contents.

Register offset: Register type: Default value:	CardBus socket address + 807h: Read/Write 00h	Card A ExCA offset 07h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
7	WAITSTATE1	RW	<ul> <li>I/O window 1 wait state. Bit 7 controls the I/O window 1 wait state for 16-bit I/O accesses. Bit 7 has no effect on 8-bit accesses. This wait-state timing emulates the ISA wait state used by the Intel 82365SL-DF. This bit is encoded as:</li> <li>0 = 16-bit cycles have standard length (default)</li> <li>1 = 16-bit cycles are extended by one equivalent ISA wait state</li> </ul>
6	ZEROWS1	RW	<ul> <li>I/O window 1 zero wait state. Bit 6 controls the I/O window 1 wait state for 8-bit I/O accesses. Bit 6 has no effect on 16-bit accesses. This wait-state timing emulates the ISA wait state used by the Intel 82365SL-DF. This bit is encoded as:</li> <li>0 = 8-bit cycles have standard length (default)</li> <li>1 = 8-bit cycles are reduced to equivalent of three ISA cycles</li> </ul>
5	IOSIS16W1	RW	<ul> <li>I/O window 1 IOIS16 source. Bit 5 controls the I/O window 1 automatic data-sizing feature that uses IOIS16 from the PC Card to determine the data width of the I/O data transfer. This bit is encoded as:</li> <li>0 = Window data width determined by DATASIZE1, bit 4 (default)</li> <li>1 = Window data width determined by IOIS16</li> </ul>
4	DATASIZE1	RW	<ul> <li>I/O window 1 data size. Bit 4 controls the I/O window 1 data size. Bit 4 is ignored if bit 5 (IOSIS16W1) is set. This bit is encoded as:</li> <li>0 = Window data width is 8 bits (default)</li> <li>1 = Window data width is 16 bits</li> </ul>
3	WAITSTATEO	RW	<ul> <li>I/O window 0 wait state. Bit 3 controls the I/O window 0 wait state for 16-bit I/O accesses. Bit 3 has no effect on 8-bit accesses. This wait-state timing emulates the ISA wait state used by the Intel 82365SL-DF. This bit is encoded as:</li> <li>0 = 16-bit cycles have standard length (default)</li> <li>1 = 16-bit cycles are extended by one equivalent ISA wait state</li> </ul>
2	ZEROWS0	RW	<ul> <li>I/O window 0 zero wait state. Bit 2 controls the I/O window 0 wait state for 8-bit I/O accesses. Bit 2 has no effect on 16-bit accesses. This wait-state timing emulates the ISA wait state used by the Intel 82365SL-DF. This bit is encoded as:</li> <li>0 = 8-bit cycles have standard length (default)</li> <li>1 = 8-bit cycles are reduced to equivalent of three ISA cycles</li> </ul>
1	IOSIS16W0	RW	<ul> <li>I/O window 0 IOIS16 source. Bit 1 controls the I/O window 0 automatic data sizing feature that uses IOIS16 from the PC Card to determine the data width of the I/O data transfer. This bit is encoded as:</li> <li>0 = Window data width is determined by DATASIZE0, bit 0 (default)</li> <li>1 = Window data width is determined by IOIS16</li> </ul>
0	DATASIZE0	RW	<ul> <li>I/O window 0 data size. Bit 0 controls the I/O window 0 data size. Bit 0 is ignored if bit 1 (IOSIS16W0) is set. This bit is encoded as:</li> <li>0 = Window data width is 8 bits (default)</li> <li>1 = Window data width is 16 bits</li> </ul>

### Table 5–10. ExCA I/O Window Control Register Description

0

0

0

# 5.9 ExCA I/O Windows 0 and 1 Start-Address Low-Byte Registers

These registers contain the low byte of the 16-bit I/O window start address for I/O windows 0 and 1. The 8 bits of these registers correspond to the lower 8 bits of the start address.

Register:		ExCA I/O window 0 start-address low-byte							
Register o	ffset:	CardBus Sc	ocket Addre	ss + 808h:	Card A ExCA Offset 08h				
Register:	ister: ExCA I/O window 1 start-address low-byte								
Register o	ffset:	CardBus Socket Address + 80Ch: Card A ExCA Offset 0Ch							
Register ty	/pe:	Read/Write							
Default value:		00h							
<b>BIT NUMBER</b>	7	6	5	4	3	2	1		

# 5.10 ExCA I/O Windows 0 and 1 Start-Address High-Byte Registers

0

0

**RESET STATE** 

**RESET STATE** 

0

0

These registers contain the high byte of the 16-bit I/O window start address for I/O windows 0 and 1. The 8 bits of these registers correspond to the upper 8 bits of the start address.

0

0

0

Register:	ExCA I/O window 0 start-address high-byte
Register offset:	CardBus Socket Address + 809h: Card A ExCA Offset 09h
Register:	ExCA I/O window 1 start-address high-byte
Register offset:	CardBus Socket Address + 80Dh: Card A ExCA Offset 0Dh
Register type:	Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### 5.11 ExCA I/O Windows 0 and 1 End-Address Low-Byte Registers

These registers contain the low byte of the 16-bit I/O window end address for I/O windows 0 and 1. The 8 bits of these registers correspond to the lower 8 bits of the start address.

Register: Register o Register:	ffset:	ExCA I/O w CardBus Sc ExCA I/O w	ocket Addre	ss + 80Ah:	Card A E	ExCA Offset	t 0Ah	
Register o Register ty Default va	/pe:	CardBus Sc Read/Write 00h	ocket Addre	ss + 80Eh:	Card A E	ExCA Offset	t OEh	
BIT NUMBER	7	6	5	4	3	2	1	0

0

0

0

0

# 5.12 ExCA I/O Windows 0 and 1 End-Address High-Byte Registers

0

0

These registers contain the high byte of the 16-bit I/O window end address for I/O windows 0 and 1. The 8 bits of these registers correspond to the upper 8 bits of the end address.

Register:		ExCA I/O w	/indow 0 er	nd-address	high-byte				
Register o	ffset:	CardBus Socket Address + 80Bh: Card A ExCA Offset 0Bh							
Register:		ExCA I/O window 1 end-address high-byte							
Register o	ffset:	CardBus Socket Address + 80Fh: Card A ExCA Offset 0Fh							
Register ty	/pe:	Read/Write							
Default va	lue:	00h							
BIT NUMBER	7	6	5	4	3	2	1	0	
RESET STATE	0	0	0	0	0	0	0	0	

0

### 5.13 ExCA Memory Windows 0–4 Start-Address Low-Byte Registers

These registers contain the low byte of the 16-bit memory window start address for memory windows 0, 1, 2, 3, and 4. The 8 bits of these registers correspond to bits A19–A12 of the start address.

Register:		ExCA memory window 0 start-address low-byte								
Register o	ffset:	CardBus Socket Address + 810h: Card A ExCA Offset 10h								
Register:		ExCA mem	ory windo	w 1 start-ad	Idress low-	byte				
Register o	ffset:	CardBus So	ocket Addre	ss + 818h:	Card A E	ExCA Offset	t 18h			
Register:		ExCA mem	ory windo	w 2 start-ad	Idress low-	byte				
Register o	ffset:	CardBus So	ocket Addre	ss + 820h:	Card A E	ExCA Offset	t 20h			
Register:		ExCA memory window 3 start-address low-byte								
Register o	ffset:	CardBus So	ocket Addre	ss + 828h:	Card A	ExCA Offset	t 28h			
Register:		ExCA mem	ory windo	w 4 start-ad	Idress low-	byte				
Register o	ffset:	CardBus So	ocket Addre	ss + 830h:	Card A	ExCA Offset	t 30h			
Register ty	/pe:	Read/Write								
Default va	lue:	00h								
BIT NUMBER	7	6	5	4	3	2	1	0		
RESET STATE	0	0	0	0	0	0	0	0		

### 5.14 ExCA Memory Windows 0–4 Start-Address High-Byte Registers

These registers contain the high nibble of the 16-bit memory window start address for memory windows 0, 1, 2, 3, and 4. The lower 4 bits of these registers correspond to bits A23–A20 of the start address. In addition, the memory window data width and wait states are set in this register. See Table 5-11 for a complete description of the register contents.

Register:	ExCA memory window 0 start-add	Iress high-byte
Register offset:	CardBus Socket Address + 811h:	Card A ExCA Offset 11h
Register:	ExCA memory window 1 start-add	Iress high-byte
Register offset:	CardBus Socket Address + 819h:	Card A ExCA Offset 19h
Register:	ExCA memory window 2 start-add	Iress high-byte
Register offset:	CardBus Socket Address + 821h:	Card A ExCA Offset 21h
Register:	ExCA memory window 3 start-add	Iress high-byte
Register offset:	CardBus Socket Address + 829h:	Card A ExCA Offset 29h
Register:	ExCA memory window 4 start-add	Iress high-byte
Register offset:	CardBus Socket Address + 831h:	Card A ExCA Offset 31h
Register type:	Read/Write	
Default value:	00h	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### Table 5–11. ExCA Memory Windows 0–4 Start-Address High-Byte Registers Description

BIT	SIGNAL	TYPE	FUNCTION
7	DATASIZE	RW	This bit controls the memory window data width. This bit is encoded as: 0 = Window data width is 8 bits (default)
			1 = Window data width is 16 bits
			Zero wait-state. This bit controls the memory window wait state for 8- and 16-bit accesses. This wait-state timing emulates the ISA wait state used by the 82365SL-DF. This bit is encoded as:
6	ZEROWAIT	RW	<ul> <li>0 = 8- and 16-bit cycles have standard length (default)</li> <li>1 = 8-bit cycles reduced to equivalent of three ISA cycles</li> <li>16-bit cycles reduced to the equivalent of two ISA cycles</li> </ul>
5–4	SCRATCH	RW	Scratch pad bits. These bits have no effect on memory window operation.
3–0	STAHN	RW	Start address high-nibble. These bits represent the upper address bits A23–A20 of the memory window start address.

# 5.15 ExCA Memory Windows 0–4 End-Address Low-Byte Registers

These registers contain the low byte of the 16-bit memory window end address for memory windows 0, 1, 2, 3, and 4. The 8 bits of these registers correspond to bits A19–A12 of the end address.

Register:	ExCA memory window 0 end-addr	ress low-byte
Register offset:	CardBus Socket Address + 812h:	Card A ExCA Offset 12h
Register:	ExCA memory window 1 end-addr	ress low-byte
Register offset:	CardBus Socket Address + 81Ah:	Card A ExCA Offset 1Ah
Register:	ExCA memory window 2 end-addr	ress low-byte
Register offset:	CardBus Socket Address + 822h:	Card A ExCA Offset 22h
Register:	ExCA memory window 3 end-addr	ress low-byte
Register offset:	CardBus Socket Address + 82Ah:	Card A ExCA Offset 2Ah
Register:	ExCA memory window 4 end-addr	ress low-byte
Register offset:	CardBus Socket Address + 832h:	Card A ExCA Offset 32h
Register type:	Read/Write	
Default value:	00h	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### 5.16 ExCA Memory Windows 0–4 End-Address High-Byte Registers

These registers contain the high nibble of the 16-bit memory window end address for memory windows 0, 1, 2, 3, and 4. The lower 4 bits of these registers correspond to bits A23–A20 of the end address. In addition, the memory window wait states are set in this register. See Table 5–12 for a complete description of the register contents.

Register:	ExCA memory window 0 end-addr	ess high-byte
Register offset:	CardBus Socket Address + 813h:	Card A ExCA Offset 13h
Register:	ExCA memory window 1 end-addr	ess high-byte
Register offset:	CardBus Socket Address + 81Bh:	Card A ExCA Offset 1Bh
Register:	ExCA memory window 2 end-addr	ess high-byte
Register offset:	CardBus Socket Address + 823h:	Card A ExCA Offset 23h
Register:	ExCA memory window 3 end-addr	ess high-byte
Register offset:	CardBus Socket Address + 82Bh:	Card A ExCA Offset 2Bh
Register:	ExCA Memory window 4 end-addr	ess high-byte
Register offset:	CardBus Socket Address + 833h:	Card A ExCA Offset 33h
Register type:	Read/Write, Read-only	
Default value:	00h	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

Table 5–12 ExCA Memory	y Windows 0–4 End-Addres	s High-Byte	Registers Description
		55 ringii-Dyto	registers Description

BIT	SIGNAL	TYPE	FUNCTION
7–6	MEMWS	RW	Wait state. These bits specify the number of equivalent ISA wait states to be added to 16-bit memory accesses. The number of wait states added is equal to the binary value of these 2 bits.
5–4	RSVD	R	Reserved. These bits return 00b when read. Writes have no effect.
3–0	ENDHN	RW	End-address high nibble. These bits represent the upper address bits A23–A20 of the memory window end address.

### 5.17 ExCA Memory Windows 0-4 Offset-Address Low-Byte Registers

These registers contain the low byte of the 16-bit memory window offset address for memory windows 0, 1, 2, 3, and 4. The 8 bits of these registers correspond to bits A19–A12 of the offset address.

Register:	ExCA memory windo	w 0 offset-a	ddress low	v-byte		
Register offset:	CardBus Socket Addre	ss + 814h:	Card A E	ExCA Offset	t 14h	
Register:	ExCA memory windo	w 1 offset-a	ddress low	v-byte		
Register offset:	CardBus Socket Addre	ss + 81Ch:	Card A E	ExCA Offset	t 1Ch	
Register:	ExCA memory windo	w 2 offset-a	ddress low	v-byte		
Register offset:	CardBus Socket Addre	ss + 824h:	Card A E	ExCA Offset	t 24h	
Register:	ExCA memory windo	w 3 offset-a	ddress low	v-byte		
Register offset:	CardBus Socket Addre	ss + 82Ch:	Card A E	ExCA Offset	t 2Ch	
Register:	ExCA memory windo	w 4 offset-a	ddress low	v-byte		
Register offset:	CardBus Socket Addre	ss + 834h:	Card A E	ExCA Offset	t 34h	
Register type:	Read/Write					
Default value:	00h					
	6 5		2	2	4	0

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### 5.18 ExCA Memory Windows 0–4 Offset-Address High-Byte Registers

These registers contain the high 6 bits of the 16-bit memory window offset address for memory windows 0, 1, 2, 3, and 4. The lower 6 bits of these registers correspond to bits A25–A20 of the offset address. In addition, the write protection and common/attribute memory configurations are set in this register. See Table 5–13 for a complete description of the register contents.

Register:	ExCA memory window 0 offset-ad	ldress high-byte
Register offset:	CardBus Socket Address + 815h:	Card A ExCA Offset 15h
Register:	ExCA memory window 1 offset-ad	ldress high-byte
Register offset:	CardBus Socket Address + 81Dh:	<b>u</b>
Register:	ExCA memory window 2 offset-ad	ldress high-byte
Register offset:	CardBus Socket Address + 825h:	Card A ExCA Offset 25h
Register:	ExCA memory window 3 offset-ad	ldress high-byte
Register offset:	CardBus Socket Address + 82Dh:	Card A ExCA Offset 2Dh
Register:	ExCA memory window 4 offset-ad	ldress high-byte
Register offset:	CardBus Socket Address + 835h:	Card A ExCA Offset 35h
Register type:	Read/Write	
Default value:	00h	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### Table 5–13. ExCA Memory Windows 0–4 Offset-Address High-Byte Registers Description

BIT	SIGNAL	TYPE	FUNCTION
7 WINWP	RW	Write protect. This bit specifies whether write operations to this memory window are enabled. This bit is encoded as:	
		0 = Write operations are allowed (default) 1 = Write operations are not allowed	
6	0 050		This bit specifies whether this memory window is mapped to card attribute or common memory. This bit is encoded as:
0	6 REG	REG RW	<ul><li>0 = Memory window is mapped to common memory (default)</li><li>1 = Memory window is mapped to attribute memory</li></ul>
5–0	OFFHB	RW	Offset-address high byte. These bits represent the upper address bits A25–A20 of the memory window offset address.

# 5.19 ExCA Card Detect and General Control Register

This register controls how the ExCA registers for the socket respond to card removal. It also reports the status of the  $\overline{VS1}$  and  $\overline{VS2}$  signals at the PC Card interface. Table 5–14 describes each bit in the ExCA card detect and general control register.

Register offset:	CardBus Socket Address + 816h:	Card A ExCA Offset 16h
Register type:	Read-only, Write-only, Read/Write	
Default value:	XX00 0000b	

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	Х	Х	0	0	0	0	0	0

	Table 5–14. ExCA Card Detect and General Control Register Description							
BIT	SIGNAL	TYPE	FUNCTION					
7†	VS2STAT	R	VS2. This bit reports the current state of the $\overline{VS2}$ signal at the PC Card interface, and, therefore, does not have a default value. $0 = \overline{VS2}$ is low $1 = \overline{VS2}$ is high					
6†	VS1STAT	R	VS1. This bit reports the current state of the $\overline{VS1}$ signal at the PC Card interface, and, therefore, does not have a default value. $0 = \overline{VS1}$ is low $1 = \overline{VS1}$ is high					
			Software card detect interrupt. If card detect enable, bit 3 in the ExCA card status change interrupt configuration register (ExCA offset 805h, see Section 5.6) is set, then writing 1b to this bit causes a card-detect card-status-change interrupt for the card socket.					
5	SWCSC	wcsc w	If the card-detect enable bit is cleared to 0b in the ExCA card status-change interrupt configuration register (ExCA offset 805h, see Section 5.6), then writing 1b to the software card-detect interrupt bit has no effect. This bit is write-only.					
			A read operation of this bit always returns 0b. Writing a 1b to this bit also clears it. If bit 2 of the ExCA global control register (ExCA offset 81Eh, see Section 5.20) is set and a 1b is written to clear bit 3 of the ExCA card status change interrupt register, then this bit also is cleared.					
4	CDRESUME	RW	Card detect resume enable. If this bit is set to 1b and a card detect change has been detected on the $\overline{\text{CD1}}$ and $\overline{\text{CD2}}$ inputs, then the $\overline{\text{RI}}_{OUT}$ output goes from high to low. The $\overline{\text{RI}}_{OUT}$ remains low until the card status change bit in the ExCA card status-change register (ExCA offset 804h, see Section 5.5) is cleared. If this bit is 0b, then the card detect resume functionality is disabled.					
			0 = Card detect resume disabled (default) 1 = Card detect resume enabled					
3–2	RSVD	R	These bits return 00b when read. Writes have no effect.					
1	REGCONFIG	RW	Register configuration upon card removal. This bit controls how the ExCA registers for the socket react to a card removal event. This bit is encoded as:					
		1	0 = No change to ExCA registers upon card removal (default) 1 = Reset ExCA registers upon card removal					
0	RSVD	R	This bit returns 0b when read. A write has no effect.					

<sup>†</sup> One or more bits in this register are cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST.

# 5.20 ExCA Global Control Register

This register controls the PC Card socket. The host interrupt mode bits in this register are retained for 82365SL-DF compatibility. See Table 5–15 for a complete description of the register contents.

Register offse Register type: Default value:	:	CardBus So Read-only, 00h		Card A E	ExCA Offset	t 1Eh

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION			
7–5	RSVD	R	These bits return 000b when read. Writes have no effect.			
4	4 INTMODEB		INTMODEB R		Level/edge interrupt mode select, card B. This bit selects the signaling mode for the host interrupt for card B interrupts. This bit is encoded as:	
-			0 = Host interrupt is edge mode (default) 1 = Host interrupt is level mode			
3	3 INTMODEA F		Level/edge interrupt mode select, card A. This bit selects the signaling mode for the host interrupt for card A interrupts. This bit is encoded as:			
3 INTMODEA R		RW	0 = Host interrupt is edge-mode (default) 1 = Host interrupt is level-mode			
2.4	2 ‡ IFCMODE RW			IECMODE		Interrupt flag clear mode select. This bit selects the interrupt flag clear mechanism for the flags in the ExCA card status change register. This bit is encoded as:
2 +			0 = Interrupt flags cleared by read of CSC register (default) 1 = Interrupt flags cleared by explicit writeback of 1b			
4.4	CSCMODE	RW	Card status change level/edge mode select. This bit selects the signaling mode for the host interrupt for card status changes. This bit is encoded as:			
1‡	CSCMODE	RVV	0 = Host interrupt is edge-mode (default) 1 = Host interrupt is level-mode			
0‡	PWRDWN	RW	Power-down mode select. When this bit is set to 1b, the controller is in power-down mode. In power-down mode the card outputs are placed in a high-impedance state until an active cycle is executed on the card interface. Following an active cycle the outputs are again placed in a high-impedance state. The controller still receives functional interrupts and/or card status change interrupts; however, an actual card access is required to wake up the interface. This bit is encoded as:			
			0 = Power-down mode disabled (default) 1 = Power-down mode enabled			

### Table 5–15. ExCA Global Control Register Description

 $\ddagger$  One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST.}}$ 

0

0

0

# 5.21 ExCA I/O Windows 0 and 1 Offset-Address Low-Byte Registers

These registers contain the low byte of the 16-bit I/O window offset address for I/O windows 0 and 1. The 8 bits of these registers correspond to the lower 8 bits of the offset address, and bit 0 is always 0b.

Register:		ExCA I/O window 0 offset-address low-byte								
Register	offset:	CardBus Socket Address + 836h: Card A ExCA Offset 36h								
Register:		ExCA I/O window 1 offset-address low-byte								
Register	offset:	CardBus Socket Address + 838h: Card A ExCA Offset 38h								
Register	type:	Read/Write	e, Read-only	/						
Default v	alue:	00h								
	-		-		-	-				
<b>BIT NUMBER</b>	7	6	5	4	3	2	1			

### 5.22 ExCA I/O Windows 0 and 1 Offset-Address High-Byte Registers

0

0

These registers contain the high byte of the 16-bit I/O window offset address for I/O windows 0 and 1. The 8 bits of these registers correspond to the upper 8 bits of the offset address.

0

0

0

Register:	ExCA I/O window 0 offset-address	s high-byte					
Register offset:	CardBus Socket Address + 837h: Card A ExCA Offset 37h						
Register:	ExCA I/O window 1 offset-address	s high-byte					
Register offset:	CardBus Socket Address + 839h:	Card A ExCA Offset 39h					
Register type:	Read/Write						
Default value:	00h						
I							

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

### 5.23 ExCA Memory Windows 0–4 Page Registers

0

**RESET STATE** 

The upper 8 bits of a 4-byte PCI memory address are compared to the contents of this register when decoding addresses for 16-bit memory windows. Each window has its own page register, all of which default to 00h. By programming this register to a nonzero value, host software can locate 16-bit memory windows in any one of 256 16-Mbyte regions in the 4-gigabyte PCI address space. These registers are only accessible when the ExCA registers are memory-mapped, that is, these registers may not be accessed using the index/data I/O scheme.


Register offset:	CardBus Socket Address + 840h, 841h, 842h, 843h, 844h
Register type:	Read/Write
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

# 6 CardBus Socket Registers (Function 0)

The 1997 PC Card Standard requires a CardBus socket controller to provide five 32-bit registers that report and control socket-specific functions. The controller provides the CardBus socket/ExCA base address register (PCI offset 10h, see Section 4.12) to locate these CardBus socket registers in PCI memory address space. Table 6–1 gives the location of the socket registers in relation to the CardBus socket/ExCA base address.

In addition to the five required registers, the controller implements a register at offset 20h that provides power management control for the socket.



Offsets are from the CardBus socket/ExCA base address register's base address.

### Figure 6–1. Accessing CardBus Socket Registers Through PCI Memory

REGISTER NAME	OFFSET				
Socket event †	00h				
Socket mask †	04h				
Socket present state †	08h				
Socket force event	0Ch				
Socket control †	10h				
Reserved	14h–1Ch				
Socket power management ‡	20h				

### Table 6–1. CardBus Socket Registers

<sup>†</sup> One or more bits in the register are PME context bits and can be cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then these bits are cleared by the assertion of PRST or GRST.

# 6.1 Socket Event Register

This register indicates a change in socket status has occurred. These bits do not indicate what the change is, only that one has occurred. Software must read the socket present state register for current status. Each bit in this register can be cleared by writing 1b to that bit. The bits in this register can be set to 1 by software through writing 1b to the corresponding bit in the socket force event register. All bits in this register are cleared by PCI reset. They can be immediately set again, if, when coming out of PC Card reset, the bridge finds the status unchanged (i.e., CSTSCHG reasserted or card detect is still true). Software needs to clear this register before enabling interrupts. If it is not cleared and interrupts are enabled, then an unmasked interrupt is generated based on any bit that is set. See Table 6–2 for a complete description of the register contents.

Register offset:	CardBus Socket Address + 00h
Register type:	Read-only, Read/Write to Clear
Default value:	0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

BIT	SIGNAL	TYPE	FUNCTION
31–4	RSVD	R	These bits return 000 0000h when read.
3†	PWREVENT	RWC	Power cycle. This bit is set when the controller detects that the PWRCYCLE bit in the socket present state register (offset 08h, see Section 6.3) has changed. This bit is cleared by writing a 1b.
2†	CD2EVENT	RWC	CCD2. This bit is set when the controller detects that the CDETECT2 field in the socket present state register (offset 08h, see Section 6.3) has changed. This bit is cleared by writing a 1b.
1†	CD1EVENT	RWC	CCD1. This bit is set when the controller detects that the CDETECT1 field in the socket present state register (offset 08h, see Section 6.3) has changed. This bit is cleared by writing a 1b.
0†	CSTSEVENT	RWC	CSTSCHG. This bit is set when the CARDSTS field in the socket present state register (offset 08h, see Section 6.3) has changed state. For CardBus cards, this bit is set on the rising edge of the CSTSCHG signal. For 16-bit PC Cards, this bit is set on both transitions of the CSTSCHG signal. This bit is reset by writing 1b.

Table 6–2.	Socket	Event	Register	Description
------------	--------	-------	----------	-------------

<sup>+</sup> This bit is cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST.

### 6.2 Socket Mask Register

This register allows software to control the CardBus card events which generate a status change interrupt. The state of these mask bits does not prevent the corresponding bits from reacting in the socket event register (offset 00h, see Section 6.1). See Table 6-3 for a complete description of the register contents.

Register offset:	CardBus Socket Address + 04h
Register type:	Read-only, Read/Write
Default value:	0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### Table 6–3. Socket Mask Register Description

BIT	SIGNAL	TYPE	FUNCTION
31–4	RSVD	R	These bits return 000 0000h when read.
34	PWRMASK	RW	Power cycle. This bit masks the PWRCYCLE bit in the socket present state register (offset 08h, see Section 6.3) from causing a status change interrupt. 0 = PWRCYCLE event does not cause a CSC interrupt (default) 1 = PWRCYCLE event causes a CSC interrupt
2–1†	CDMASK	RW	Card detect mask. These bits mask the CDETECT1 and CDETECT2 bits in the socket present state register (offset 08h, see Section 6.3) from causing a CSC interrupt. 00 = Insertion/removal does not cause a CSC interrupt (default) 01 = Reserved (undefined) 10 = Reserved (undefined) 11 = Insertion/removal causes a CSC interrupt
0†	CSTSMASK	RW	CSTSCHG mask. This bit masks the CARDSTS field in the socket present state register (offset 08h, see Section 6.3) from causing a CSC interrupt. 0 = CARDSTS event does not cause a CSC interrupt (default) 1 = CARDSTS event causes a CSC interrupt

<sup>†</sup> This bit is cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST.

# 6.3 Socket Present State Register

This register reports information about the socket interface. Writes to the socket force event register (offset 0Ch, see Section 6.4), as well as general socket interface status, are reflected here. Information about PC Card  $V_{CC}$  support and card type is only updated at each insertion. Also note that the controller uses the  $\overline{CCD1}$  and  $\overline{CCD2}$  signals during card identification, and changes on these signals during this operation are not reflected in this register.

Register offset:	CardBus Socket Address + 08h
Register type:	Read-only
Default value:	3000 00XXh

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	1	1	0	0	0	0	0	0	0	0	0	0	0	0
								-	_	-	-		2	-		-
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

BIT	SIGNAL	TYPE	FUNCTION
31	YVSOCKET	R	YV socket. This bit indicates whether or not the socket can supply $V_{CC} = Y.Y V$ to PC Cards. The controller does not support Y.Y-V $V_{CC}$ ; therefore, this bit is always reset unless overridden by the socket force event register (offset 0Ch, see Section 6.4). This bit defaults to 0b.
30	XVSOCKET	R	XV socket. This bit indicates whether or not the socket can supply $V_{CC} = X.X V$ to PC Cards. The controller does not support X.X-V $V_{CC}$ ; therefore, this bit is always reset unless overridden by the socket force event register (offset 0Ch, see Section 6.4). This bit defaults to 0b.
29	3VSOCKET	R	3-V socket. This bit indicates whether or not the socket can supply V <sub>CC</sub> = 3.3 Vdc to PC Cards. The controller does support 3.3-V V <sub>CC</sub> ; therefore, this bit is always set unless overridden by the socket force event register (offset 0Ch, see Section 6.4).
28	5VSOCKET	R	5-V socket. This bit indicates whether or not the socket can supply $V_{CC} = 5$ Vdc to PC Cards. The controller does support 5-V $V_{CC}$ ; therefore, this bit is always set unless overridden by bit 6 of the device control register (PCI offset 92h, see Section 4.38).
27–14	RSVD	R	These bits return 00 0000 0000 0000b when read.
13 †	YVCARD	R	YV card. This bit indicates whether or not the PC Card inserted in the socket supports $V_{CC}$ = Y.Y Vdc. This bit can be set by writing 1b to the corresponding bit in the socket force event register (offset 0Ch, see Section 6.4).
12 †	XVCARD	R	XV card. This bit indicates whether or not the PC Card inserted in the socket supports $V_{CC} = X.X$ Vdc. This bit can be set by writing 1b to the corresponding bit in the socket force event register (offset 0Ch, see Section 6.4).
11 †	3VCARD	R	3-V card. This bit indicates whether or not the PC Card inserted in the socket supports $V_{CC}$ = 3.3 Vdc. This bit can be set by writing 1b to the corresponding bit in the socket force event register (offset 0Ch, see Section 6.4).
10 †	5VCARD	R	5-V card. This bit indicates whether or not the PC Card inserted in the socket supports $V_{CC}$ = 5 Vdc. This bit can be set by writing 1b to the corresponding bit in the socket force event register (offset 0Ch, see Section 6.4).
9†	BADVCCREQ	R	Bad V <sub>CC</sub> request. This bit indicates that the host software has requested that the socket be powered at an invalid voltage. 0 = Normal operation (default) 1 = Invalid V <sub>CC</sub> request by host software
8†	DATALOST	R	Data lost. This bit indicates that a PC Card removal event may have caused lost data because the cycle did not terminate properly or because write data still resides in the controller. 0 = Normal operation (default) 1 = Potential data loss due to card removal

#### Table 6-4. Socket Present State Register Description

<sup>†</sup> One or more bits in the register are PME context bits and can be cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then these bits are cleared by the assertion of PRST or GRST.

BIT	SIGNAL	TYPE	FUNCTION
7†	NOTACARD	R	Not a card. This bit indicates that an unrecognizable PC Card has been inserted in the socket. This bit is not updated until a valid PC Card is inserted into the socket. 0 = Normal operation (default) 1 = Unrecognizable PC Card detected
6	IREQCINT	R	READY(IREQ)//CINT. This bit indicates the current status of the READY(IREQ)//CINT signal at the PC Card interface. 0 = READY(IREQ)//CINT is low 1 = READY(IREQ)//CINT is high
5†	CBCARD	R	CardBus card detected. This bit indicates that a CardBus PC Card is inserted in the socket. This bit is not updated until another card interrogation sequence occurs (card insertion).
4 †	16BITCARD	R	16-bit card detected. This bit indicates that a 16-bit PC Card is inserted in the socket. This bit is not updated until another card interrogation sequence occurs (card insertion).
3†	PWRCYCLE	R	Power cycle. This bit indicates the status of each card powering request. This bit is encoded as: 0 = Socket is powered down (default) 1 = Socket is powered up
2†	CDETECT2	R	CCD2. This bit reflects the current status of the CCD2 signal at the PC Card interface. Changes to this signal during card interrogation are not reflected here.         0 = CCD2 is low (PC Card may be present)         1 = CCD2 is high (PC Card not present)
1†	CDETECT1	R	CCD1. This bit reflects the current status of the CCD1 signal at the PC Card interface. Changes to this signal during card interrogation are not reflected here.         0 = CCD1 is low (PC Card may be present)         1 = CCD1 is high (PC Card not present)
0	CARDSTS	R	CSTSCHG. This bit reflects the current status of the CSTSCHG signal at the PC Card interface. 0 = CSTSCHG is low 1 = CSTSCHG is high

<sup>†</sup> One or more bits in the register are PME context bits and can be cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then these bits are cleared by the assertion of PRST or GRST.

# 6.4 Socket Force Event Register

This register is used to force changes to the socket event register (offset 00h, see Section 6.1) and the socket present state register (offset 08h, see Section 6.3). The CVSTEST bit (bit 14) in this register must be written when forcing changes that require card interrogation. See Table 6–5 for a complete description of the register contents.

Register offset:	CardBus Socket Address + 0Ch
Register type:	Read-only, Write-only
Default value:	0000 XXXXh

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

BIT	SIGNAL	TYPE	FUNCTION
31–15	RSVD	R	Reserved. These bits return 0s when read.
14	CVSTEST	W	Card VS test. When this bit is set, the controller reinterrogates the PC Card, updates the socket present state register (offset 08h, see Section 6.3), and re-enables the socket power control.
13	FYVCARD	W	Force YV card. Writes to this bit cause the YVCARD bit in the socket present state register (offset 08h, see Section 6.3) to be written. When set, this bit disables the socket power control.
12	FXVCARD	W	Force XV card. Writes to this bit cause the XVCARD bit in the socket present state register (offset 08h, see Section 6.3) to be written. When set, this bit disables the socket power control.
11	F3VCARD	W	Force 3-V card. Writes to this bit cause the 3VCARD bit in the socket present state register (offset 08h, see Section 6.3) to be written. When set, this bit disables the socket power control.
10	F5VCARD	W	Force 5-V card. Writes to this bit cause the 5VCARD bit in the socket present state register (offset 08h, see Section 6.3) to be written. When set, this bit disables the socket power control.
9	FBADVCCREQ	W	Force BadVccReq. Changes to the BADVCCREQ bit in the socket present state register (offset 08h, see Section 6.3) can be made by writing this bit.
8	FDATALOST	W	Force data lost. Writes to this bit cause the DATALOST bit in the socket present state register (offset 08h, see Section 6.3) to be written.
7	FNOTACARD	W	Force not a card. Writes to this bit cause the NOTACARD bit in the socket present state register (offset 08h, see Section 6.3) to be written.
6	RSVD	R	This bit returns 0b when read.
5	FCBCARD	W	Force CardBus card. Writes to this bit cause the CBCARD bit in the socket present state register (offset 08h, see Section 6.3) to be written.
4	F16BITCARD	W	Force 16-bit card. Writes to this bit cause the 16BITCARD bit in the socket present state register (offset 08h, see Section 6.3) to be written.
3	FPWRCYCLE	W	Force power cycle. Writes to this bit cause the PWREVENT bit in the socket event register (offset 00h, see Section 6.1) to be written, and the PWRCYCLE bit in the socket present state register (offset 08h, see Section 6.3) is unaffected.
2	FCDETECT2	W	Force CCD2. Writes to this bit cause the CD2EVENT bit in the socket event register (offset 00h, see Section 6.1) to be written, and the CDETECT2 bit in the socket present state register (offset 08h, see Section 6.3) is unaffected.
1	FCDETECT1	W	Force CCD1. Writes to this bit cause the CD1EVENT bit in the socket event register (offset 00h, see Section 6.1) to be written, and the CDETECT1 bit in the socket present state register (offset 08h, see Section 6.3) is unaffected.
0	FCARDSTS	W	Force CSTSCHG. Writes to this bit cause the CSTSEVENT bit in the socket event register (offset 00h, see Section 6.1) to be written. The CARDSTS bit in the socket present state register (offset 08h, see Section 6.3) is unaffected.

# 6.5 Socket Control Register

This register provides control of the voltages applied to the socket  $V_{PP}$  and  $V_{CC}$ . The controller ensures that the socket is powered up only at acceptable voltages when a CardBus card is inserted. See Table 6–6 for a complete description of the register contents.

Register offset:	CardBus Socket Address + 10h
Register type:	Read-only, Read/Write
Default value:	0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

#### Table 6–6. Socket Control Register Description

BIT	SIGNAL	TYPE	FUNCTION					
31–11	RSVD	R	These bits return 0s when read.					
10	RSVD	R	This bit returns 1b when read.					
9–8	RSVD	R	These bits return 00b when read.					
			This bit controls how the CardBus clock run state machine decides when to stop the CardBus clo to the CardBus card:					
7	STOPCLK	RW	0 = The CardBus CLKRUN protocol can only attempt to stop/slow the CardBus clock if the socket has been idle for 8 clocks and the PCI CLKRUN protocol is preparing to stop/slow the PCI bus clock					
			1 = The CardBus CLKRUN protocol can only attempt to stop/slow the CardBus clock if the socket has been idle for 8 clocks, regardless of the state of the PCI CLKRUN signal					
			$V_{CC}$ control. These bits are used to reques	st card V <sub>CC</sub> changes.				
6–4†	VCCCTRL	RW	000 = Request power off (default) 001 = Reserved 010 = Request V <sub>CC</sub> = 5 V 011 = Request V <sub>CC</sub> = 3.3 V	$100 = Request V_{CC} = X.X V$ $101 = Request V_{CC} = Y.Y V$ 110 = Reserved 111 = Reserved				
3	RSVD	R	This bit returns 0b when read.					
		514	VPP control. These bits are used to reques 000 = Request power off (default)	$100 = \text{Request V}_{PP} = X.X V$				
2–0†	VPPCTRL	RW	001 = Request Vpp = 12 V 010 = Request Vpp = 5 V 011 = Request Vpp = 3.3 V	101 = Request Vpp = Y.Y V 110 = Reserved 111 = Reserved				

<sup>†</sup> One or more bits in the register are PME context bits and can be cleared only by the assertion of GRST when PME is enabled. If PME is not enabled, then this bit is cleared by the assertion of PRST or GRST.

#### 6.6 Socket Power Management Register

This register provides power management control over the socket through a mechanism for slowing or stopping the clock on the card interface when the card is idle. See Table 6–7 for a complete description of the register contents.

Register offset:	CardBus Socket Address + 20h
Register type:	Read-only, Read/Write
Default value:	0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

BIT	SIGNAL	TYPE	FUNCTION
31–26	RSVD	R	Reserved. These bits return 00 0000b when read.
25‡	SKTACCES	R	Socket access status. This bit provides information on whether a socket access has occurred. This bit is cleared by a read access. 0 = No PC Card access has occurred (default) 1 = PC Card has been accessed
24 ‡	SKTMODE	R	Socket mode status. This bit provides clock mode information. 0 = Normal clock operation 1 = Clock frequency has changed
23–17	RSVD	R	These bits return 000 0000b when read.
16	CLKCTRLEN	RW	CardBus clock control enable. This bit, when set, enables clock control according to bit 0 (CLKCTRL). 0 = Clock control disabled (default) 1 = Clock control enabled
15–1	RSVD	R	These bits return 000 0000 0000 0000b when read.
0	CLKCTRL	RW	CardBus clock control. This bit determines whether the CardBus CLKRUN protocol attempts to stop or slow the CardBus clock during idle states. The CLKCTRLEN bit enables this bit. 0 = Allows the CardBus CLKRUN protocol to attempt to stop the CardBus clock (default) 1 = Allows the CardBus CLKRUN protocol to attempt to slow the CardBus clock by a factor of 16

<sup>‡</sup>One or more bits in this register are cleared only by the assertion of GRST.

# 7 Smart Card Controller Programming Model

This section describes the internal PCI configuration registers used to program the Smart Card controller interface. All registers are detailed in the same format: a brief description for each register is followed by the register offset and a bit table describing the reset state for each register.

A bit description table, typically included when the register contains bits of more than one type or purpose, indicates bit field names, a detailed field description, and field access tags which appear in the *type* column. Table 4–1 describes the field access tags.

The PCI6515A controller is a multifunction PCI device. The Smart Card controller core is integrated as PCI function 5. The function 5 configuration header is compliant with the *PCI Local Bus Specification* as a standard header. Table 7–1 illustrates the configuration header that includes both the predefined portion of the configuration space and the user-definable registers.

	REGIST	ER NAME		OFFSET						
Devie	ce ID	Ver	ndor ID	00h						
Sta	tus	Cor	Command							
	Class code		Revision ID	08h						
BIST	Header type	Latency timer	Cache line size	0Ch						
	Smart Card	base address		10h						
	Reserved									
Subsyst	em ID ‡	Subsyster	n vendor ID ‡	2Ch						
	30h									
	Reserved		PCI power management capabilities pointer	34h						
	Rese	erved	ved							
Maximum latency	Minimum grant	Interrupt pin	Interrupt line	3Ch						
	Rese	erved		40h						
Power manager	nent capabilities	Next item pointer	Capability ID	44h						
PM data (Reserved)	PMCSR_BSE	Power manageme	Power management control and status ‡							
Rese	erved	Genera	al control ‡	4Ch						
	Subsystem access									
	Smart Card Configuration 1 ‡									
	Rese	erved		60h–FCh						

Table 7–1. Function 5 Configuration Register Map

<sup>‡</sup> One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST}}$ .

#### 7.1 Vendor ID Register

The vendor ID register contains a value allocated by the PCI SIG and identifies the manufacturer of the PCI device. The vendor ID assigned to Texas Instruments is 104Ch.

Register offset:	00h
Register type:	Read-only
Default value:	104Ch

Bit Number	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Reset State	0	0	0	1	0	0	0	0	0	1	0	0	1	1	0	0

# 7.2 Device ID Register

The device ID register contains a value assigned to the Smart Card controller by Texas Instruments. The device identification for the Smart Card controller is 8035h.

02h
Read-only
8038h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	1	0	0	0	0	0	0	0	0	0	1	1	1	0	0	0

# 7.3 Command Register

The command register provides control over the PCI6515A interface to the PCI bus. All bit functions adhere to the definitions in the *PCI Local Bus Specification*, as seen in the following bit descriptions. See Table 7–2 for a complete description of the register contents.

Register offset:	04h
Register type:	Read/Write, Read-only
Default value:	0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

BIT	FIELD NAME	TYPE	DESCRIPTION
15–11	RSVD	R	Reserved. Bits 15–11 return 00000b when read.
10	INT_DISABLE	RW	INTx disable. When set to 1b, this bit disables the function from asserting interrupts on the INTx signals.       0 = INTx assertion is enabled (default)         1 = INTx assertion is disabled
9	FBB_ENB	R	Fast back-to-back enable. The Smart Card interface does not generate fast back-to-back transactions; therefore, bit 9 returns 0b when read.
8	SERR_ENB	RW	SERR enable. When bit 8 is set to 1b, the Smart Card interface SERR driver is enabled. SERR can be asserted after detecting an address parity error on the PCI bus.
7	STEP_ENB	R	Address/data stepping control. The Smart Card interface does not support address/data stepping; therefore, bit 7 is hardwired to 0b.
6	PERR_ENB	RW	Parity error enable. When bit 6 is set to 1b, the Smart Card interface is enabled to drive PERR response to parity errors through the PERR signal.
5	VGA_ENB	R	VGA palette snoop enable. The Smart Card interface does not feature VGA palette snooping; therefore, bit 5 returns 0b when read.
4	MWI_ENB	RW	Memory write and invalidate enable. The Smart Card controller does not generate memory write invalidate transactions; therefore, bit 4 returns 0b when read.
3	SPECIAL	R	Special cycle enable. The Smart Card interface does not respond to special cycle transactions; therefore, bit 3 returns 0b when read.
2	MASTER_ENB	RW	Bus master enable. When bit 2 is set to 1b, the Smart Card interface is enabled to initiate cycles on the PCI bus.
1	MEMORY_ENB	RW	Memory response enable. Setting bit 1 to 1b enables the Smart Card interface to respond to memory cycles on the PCI bus.
0	IO_ENB	R	I/O space enable. The Smart Card interface does not implement any I/O-mapped functionality; therefore, bit 0 returns 0b when read.

Table 7–2. Command Register Description

#### 7.4 Status Register

The status register provides device information to the host system. All bit functions adhere to the definitions in the *PCI Local Bus Specification*, as seen in the following bit descriptions. Bits in this register may be read normally. A bit in the status register is reset when a 1b is written to that bit location; a 0b written to a bit location has no effect. See Table 7–3 for a complete description of the register contents.

Register offset:	06h
Register type:	Read/Clear/Update, Read-only
Default value:	0210h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	1	0	0	0	0	1	0	0	0	0

BIT	FIELD NAME	TYPE	DESCRIPTION
15	PAR_ERR	RCU	Detected parity error. Bit 15 is set to 1b when either an address parity or data parity error is detected.
14	SYS_ERR	RCU	Signaled system error. Bit 14 is set to 1b when SERR is enabled and the Smart Card controller has signaled a system error to the host.
13	MABORT	RCU	Received master abort. Bit 13 is set to 1b when a cycle initiated by the Smart Card controller on the PCI bus has been terminated by a master abort.
12	TABORT_REC	RCU	Received target abort. Bit 12 is set to 1b when a cycle initiated by the Smart Card controller on the PCI bus was terminated by a target abort.
11	TABORT_SIG	RCU	Signaled target abort. Bit 11 is set to 1b by the Smart Card controller when it terminates a transaction on the PCI bus with a target abort.
10–9	PCI_SPEED	R	DEVSEL timing. Bits 10 and 9 encode the timing of DEVSEL and are hardwired to 01b, indicating that the Smart Card controller asserts this signal at a medium speed on nonconfiguration cycle accesses.
8	DATAPAR	RCU	<ul> <li>Data parity error detected. Bit 8 is set to 1b when the following conditions have been met:</li> <li>a. PERR was asserted by any PCI device including the Smart Card controller.</li> <li>b. The Smart Card controller was the bus master during the data parity error.</li> <li>c. Bit 6 (PERR_EN) in the command register at offset 04h in the PCI configuration space (see Section 7.3) is set to 1b.</li> </ul>
7	FBB_CAP	R	Fast back-to-back capable. The Smart Card controller cannot accept fast back-to-back transactions; therefore, bit 7 is hardwired to 0b.
6	UDF	R	User-definable features (UDF) supported. The Smart Card controller does not support the UDF; therefore, bit 6 is hardwired to 0b.
5	66MHZ	R	66-MHz capable. The Smart Card controller operates at a maximum PCLK frequency of 33 MHz; therefore, bit 5 is hardwired to 0b.
4	CAPLIST	R	Capabilities list. Bit 4 returns 1b when read, indicating that the Smart Card controller supports additional PCI capabilities.
3	INT_STATUS	RU	Interrupt status. This bit reflects the interrupt status of the function. Only when bit 10 (INT_DISABLE) in the command register (see Section 7.3) is a 0b and this bit is 1b, is the function's INTx signal asserted. Setting the INT_DISABLE bit to 1b has no effect on the state of this bit. This bit is set only when a valid interrupt condition exists. This bit is not set when an interrupt condition exists and signaling of that event is not enabled.
2–0	RSVD	R	Reserved. Bits 2–0 return 000b when read.

#### Table 7–3. Status Register Description

# 7.5 Class Code and Revision ID Register

The class code and revision ID register categorizes the base class, subclass, and programming interface of the function. The base class is 07h, identifying the controller as a communication device. The subclass is 80h, identifying the function as other communication device, and the programming interface is 00h. Furthermore, the TI chip revision is indicated in the least significant byte (00h). See Table 7–4 for a complete description of the register contents.

Register offset:	08h
Register type:	Read-only
Default value:	0780 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

BIT	FIELD NAME	TYPE	DESCRIPTION
31–24	BASECLASS	R	Base class. This field returns 01h when read, which classifies the function as a mass storage controller.
23–16	SUBCLASS	R	Subclass. This field returns 80h when read, which specifically classifies the function as other mass storage controller.
15–8	PGMIF	R	Programming interface. This field returns 00h when read.
7–0	CHIPREV	R	Silicon revision. This field returns 00h when read, which indicates the silicon revision of the Smart Card controller.

Table 7–4. C	Class Code and	d Revision ID	Register	Description
--------------	----------------	---------------	----------	-------------

#### 7.6 Latency Timer and Class Cache Line Size Register

The latency timer and class cache line size register is programmed by host BIOS to indicate system cache line size and the latency timer associated with the Smart Card controller. See Table 7–5 for a complete description of the register contents.

Register offset:	0Ch
Register type:	Read/Write
Default value:	0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### Table 7–5. Latency Timer and Class Cache Line Size Register Description

BIT	FIELD NAME	TYPE	DESCRIPTION
15–8	LATENCY_TIMER	RW	PCI latency timer. The value in this register specifies the latency timer for the Smart Card controller, in units of PCI clock cycles. When the Smart Card controller is a PCI bus initiator and asserts FRAME, the latency timer begins counting from zero. If the latency timer expires before the Smart Card transaction has terminated, then the Smart Card controller terminates the transaction when its GNT is deasserted.
7–0	CACHELINE_SZ	RW	Cache line size. This value is used by the Smart Card controller during memory write and invalidate, memory-read line, and memory-read multiple transactions.

#### 7.7 Header Type and BIST Register

The header type and built-in self-test (BIST) register indicates the Smart Card controller PCI header type and no built-in self-test. See Table 7–6 for a complete description of the register contents.

Register o Register ty Default va	ype:		0Eh Read-only 00x0h													
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	х	0	0	0	0	0	0	0

#### Table 7–6. Header Type and BIST Register Description

BIT	FIELD NAME	TYPE	DESCRIPTION
15–8	BIST	R	Built-in self-test. The Smart Card controller does not include a BIST; therefore, this field returns 00h when read.
7–0	HEADER_TYPE	R	PCI header type. The Smart Card controller includes the standard PCI header. Bit 7 indicates if the Smart Card is a multifunction device.

#### 7.8 Smart Card Base Address Register

The Smart Card base address register specifies the base address of the memory-mapped interface registers. Since the implementation of the Smart Card controller core in the controller contains 2 sockets, the size of the base address register is 4096 bytes. See Table 7–7 for a complete description of the register contents.

Register offset:	10h
Register type:	Read/Write, Read-only
Default value:	0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0			0	0	0	0	0	0	0	0	0	0	0	0	0

#### Table 7–7. Smart Card Base Address Register Description

BIT	FIELD NAME	TYPE	DESCRIPTION
31–13	BAR	RW	Base address. This field specifies the upper bits of the 32-bit starting base address.
12–4	RSVD	R	Reserved. Bits 12–4 return 0 0000 0000b when read to indicate that the size of the base address is 8192 bytes.
3	PREFETCHABLE	R	Prefetchable. Since this base address is not prefetchable, bit 3 returns 0b when read.
2–1	RSVD	R	Reserved. Bits 2–1 return 00b when read.
0	MEM_INDICATOR	R	Memory space indicator. Bit 0 is hardwired to 0b to indicate that the base address maps into memory space.

#### 7.9 Subsystem Vendor Identification Register

The subsystem identification register, used for system and option card identification purposes, may be required for certain operating systems. This read-only register is initialized through the EEPROM and can be written through the subsystem access register at PCI offset 50h (see Section 7.22). All bits in this register are reset by GRST only.

Register offset:	2Ch
Register type:	Read/Update
Default value:	0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 7.10 Subsystem Identification Register

The subsystem identification register, used for system and option card identification purposes, may be required for certain operating systems. This read-only register is initialized through the EEPROM and can be written through the subsystem access register at PCI offset 50h (see Section 7.22). All bits in this register are reset by GRST only.

Register offset:	2Eh
Register type:	Read/Update
Default value:	0000h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

#### 7.11 Capabilities Pointer Register

The power management capabilities pointer register provides a pointer into the PCI configuration header where the power-management register block resides. Since the PCI power management registers begin at 44h, this read-only register is hardwired to 44h.

Register offset:	34h
Register type:	Read-only
Default value:	44h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	1	0	0	0	1	0	0

#### 7.12 Interrupt Line Register

The interrupt line register is programmed by the system and indicates to the software which interrupt line the Smart Card interface has assigned to it. The default value of this register is FFh, indicating that an interrupt line has not yet been assigned to the function.

Register offset:	3Ch
Register type:	Read/Write
Default value:	FFh

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	1	1	1	1	1	1	1	1

#### 7.13 Interrupt Pin Register

This register decodes the interrupt select inputs and returns the proper interrupt value based on Table 7–8, indicating that the Smart Card interface uses an interrupt. If one of the USE\_INTx terminals is asserted, the interrupt select bits are ignored, and this register returns the interrupt value for the highest priority USE\_INTx terminal that is asserted. If bit 28, the tie-all bit (TIEALL), in the system control register (PCI offset 80h, see Section 4.29) is set to 1b, then the controller asserts the USE\_INTA input to the Smart Card controller core. If bit 28 (TIEALL) in the system control register (PCI offset 80h, see Section 4.29) is set to 0b, then none of the USE\_INTx inputs are asserted and the interrupt for the Smart Card function is selected by the INT\_SEL bits in the Smart Card general control register.

Register offset:	3Dh
Register type:	Read-only
Default value:	0Xh

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	Х	Х	Х

INT_SEL BITS	USE_INTA	INTPIN
00	0	01h ( <mark>INTA</mark> )
01	0	02h (INTB)
10	0	03h (INTC)
11	0	04h (INTD)
XX	1	01h ( <mark>INTA</mark> )

#### Table 7–8. PCI Interrupt Pin Register

#### 7.14 Minimum Grant Register

The minimum grant register contains the minimum grant value for the Smart Card controller core.

Register offset:3EhRegister type:Read/UpdateDefault value:07h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	1	1	1

#### Table 7–9. Minimum Grant Register Description

BIT	FIELD NAME	TYPE	DESCRIPTION
7–0	MIN_GNT		Minimum grant. The contents of this field may be used by host BIOS to assign a latency timer register value to the Smart Card controller. The default for this register indicates that the Smart Card controller may need to sustain burst transfers for nearly 64 $\mu$ s and thus request a large value be programmed in bits 15–8 of the latency timer and class cache line size register at offset 0Ch in the PCI configuration space (see Section 7.6).

# 7.15 Maximum Latency Register

The maximum latency register contains the maximum latency value for the Smart Card controller core.

Register offset:	3Eh
Register type:	Read/Update
Default value:	04h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	1	0	0

#### Table 7–10. Maximum Latency Register Description

BIT	FIELD NAME	TYPE	DESCRIPTION
7–0	MAX_LAT	RU	Maximum latency. The contents of this field may be used by host BIOS to assign an arbitration priority level to the Smart Card controller. The default for this register indicates that the Smart Card controller may need to access the PCI bus as often as every 0.25 $\mu$ s; thus, an extremely high priority level is requested. The contents of this field may also be loaded through the serial EEPROM.

#### 7.16 Capability ID and Next Item Pointer Registers

The capability ID and next item pointer register identifies the linked-list capability item and provides a pointer to the next capability item. See Table 7–11 for a complete description of the register contents.

Register offset:	44h
Register type:	Read-only
Default value:	0001h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

#### Table 7–11. Capability ID and Next Item Pointer Registers Description

BIT	FIELD NAME	TYPE	DESCRIPTION
15–8	NEXT_ITEM		Next item pointer. The Smart Card controller supports only one additional capability, PCI power management, that is communicated to the system through the extended capabilities list; therefore, this field returns 00h when read.
7–0	CAPABILITY_ID	R	Capability identification. This field returns 01h when read, which is the unique ID assigned by the PCI SIG for PCI power-management capability.

#### 7.17 Power Management Capabilities Register

The power management capabilities register indicates the capabilities of the Smart Card controller related to PCI power management. See Table 7–12 for a complete description of the register contents.

Register offset:	46h
Register type:	Read/Update, Read-only
Default value:	7E02h

BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	1	1	1	1	1	1	0	0	0	0	0	0	0	1	0

#### Table 7–12. Power Management Capabilities Register Description

BIT	FIELD NAME	TYPE	DESCRIPTION
15	PME_D3COLD	RU	$\label{eq:pmetric} \begin{array}{l} \hline PME \text{ support from } D3_{COLD}. \end{tabular} This bit can be set to 1b or cleared to 0b via bit 4 (D3_COLD) in the general control register at offset 4Ch in the PCI configuration space (see Section 7.21). When this bit is set to 1b, it indicates that the controller is capable of generating a $$$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $$ $
14–11	PME_SUPPORT	R	$\frac{\overline{PME}}{PME}$ support. This 4-bit field indicates the power states from which the Smart Card interface may assert $\overline{PME}$ . This field returns a value of 1111b by default, indicating that $\overline{PME}$ may be asserted from the D3 <sub>hot</sub> , D2, D1, and D0 power states.
10	D2_SUPPORT	R	D2 support. Bit 10 is hardwired to 1b, indicating that the Smart Card controller supports the D2 power state.
9	D1_SUPPORT	R	D1 support. Bit 9 is hardwired to 1b, indicating that the Smart Card controller supports the D1 power state.
8–6	AUX_CURRENT	R	Auxiliary current. This 3-bit field reports the 3.3-V <sub>AUX</sub> auxiliary current requirements. When bit 15 (PME_D3COLD) is cleared, this field returns 000b; otherwise, it returns 001b. 000b = Self-powered 001b = 55 mA (3.3-V <sub>AUX</sub> maximum current required)
5	DSI	R	Device-specific initialization. This bit returns 0b when read, indicating that the Smart Card controller does not require special initialization beyond the standard PCI configuration header before a generic class driver is able to use it.
4	RSVD	R	Reserved. Bit 4 returns 0b when read.
3	PME_CLK	R	PME clock. This bit returns 0b when read, indicating that the PCI clock is not required for the Smart Card controller to generate PME.
2–0	PM_VERSION	R	Power-management version. This field returns 010b when read, indicating that the Smart Card controller is compatible with the registers described in the <i>PCI Bus Power Management Interface Specification</i> (Revision 1.1).

# 7.18 Power Management Control and Status Register

0

0

0

The power management control and status register implements the control and status of the Smart Card controller. This register is not affected by the internally generated reset caused by the transition from the  $D3_{hot}$  to D0 state. See Table 7–13 for a complete description of the register contents.

Register o Register ty Default va	vpe:		48h Read/ 0000h		, Read	d/Write	e, Rea	id-only	y							
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

0

0

0

0

0

0

0

0

0

0

#### Table 7–13. Power Management Control and Status Register Description

0

BIT	FIELD NAME	TYPE	DESCRIPTION
15 ‡	PME_STAT	RCU	PME status. This bit defaults to 0b.
14–13	DATA_SCALE	R	This field returns 00b, because the data register is not implemented.
12–9	DATA_SELECT	R	This field returns 0h, because the data register is not implemented.
8‡	PME_EN	RW	PME enable. Enables PME signaling. assertion is disabled.
7–2	RSVD	R	Reserved. Bits 7–2 return 00 0000b when read.
1–0‡	PWR_STATE	RW	Power state. This 2-bit field determines the current power state and sets the Smart Card controller to a new power state. This field is encoded as follows:
			00 = Current power state is D0 01 = Current power state is D1 10 = Current power state is D2 11 = Current power state is D3 <sub>hot</sub>

<sup>‡</sup>One or more bits in this register are cleared only by the assertion of GRST.

**RESET STATE** 

0

0

#### 7.19 Power Management Bridge Support Extension Register

The power management bridge support extension register provides extended power-management features not applicable to the Smart Card controller; thus, it is read-only and returns 00h when read.

Register offset:	4Ah
Register type:	Read-only
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

#### 7.20 Power Management Data Register

The power management bridge support extension register provides extended power-management features not applicable to the Smart Card controller; thus, it is read-only and returns 00h when read.

Register offset:	4Bh
Register type:	Read-only
Default value:	00h

BIT NUMBER	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0

# 7.21 General Control Register

The general control register provides miscellaneous PCI-related configuration. See Table 7–14 for a complete description of the register contents.

3

0

2

0

1

0

0

0

Register o Register ty Default va	/pe:	4Ch Read/Write, Read-only 00h							
BIT NUMBER	7	6	5	4					
RESET STATE	0	0	0	0					

BIT	FIELD NAME	TYPE	DESCRIPTION
7	RSVD	R	Reserved. Bit 7 returns 0b when read.
6–5‡	INT_SEL	RW	Interrupt select. These bits are program the INTPIN register and set which interrupt output is used. This field is ignored if one of the USE_INTx terminals is asserted. $00 = \overline{INTA}$ $01 = \overline{INTB}$ $10 = \overline{INTC}$ $11 = \overline{INTD}$
4‡	D3_COLD	RW	D3 <sub>cold</sub> PME support. This bit sets and clears the D3 <sub>cold</sub> PME support bit in the power management capabilities register.
3–0	RSVD	R	Reserved. Bits 3–0 return 0h when read.

Table 7–14. General Control Register

 $\ddagger$  One or more bits in this register are cleared only by the assertion of  $\overline{\text{GRST.}}$ 

#### 7.22 Subsystem Access Register

The contents of the subsystem access register are aliased to the subsystem vendor ID and subsystem ID registers at PCI offsets 2Ch and 2Eh, respectively. See Table 7–15 for a complete description of the register contents.

Register offset:	50h
Register type:	Read/Write
Default value:	0000 0000h

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

Table 7–15.	Subsystem	Access	Register	Description
-------------	-----------	--------	----------	-------------

BIT	FIELD NAME	TYPE	DESCRIPTION
31–16	SubsystemID	RW	Subsystem device ID. The value written to this field is aliased to the subsystem ID register at PCI offset 2Eh.
15–0	SubsystemVendorID	RW	Subsystem vendor ID. The value written to this field is aliased to the subsystem vendor ID register at PCI offset 2Ch.

# 7.23 Smart Card Configuration 1 Register

This register configures system dependent Smart Card interface information. See Table 7–16 for a complete description of the register contents. All bits in this register are reset by GRST only.

Register type: Register offset:	Read- 58h	-	Write	
Default value:	0011 (	JUU1h		
	 		 	Г

BIT NUMBER	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1
BIT NUMBER	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
RESET STATE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1

#### Table 7–16. Smart Card Configuration 1 Register Description

BIT	FIELD NAME	TYPE	DESCRIPTION
31–28	SCRTCH_PAD	RW	Scratch pad
27–25	RSVD	R	Reserved. These bits are read-only 000b.
24	CLASS_B_SKT0	RW	Socket 0 Class B Smart Card support. When this bit is set to 1b, socket 0 supports Class B Smart Cards.
23–21	RSVD	R	Reserved. These bits are read-only 000b.
20	CLASS_A_SKT0	RW	Socket 0 Class A Smart Card support. When this bit is set to 1b, socket 0 supports Class A Smart Cards.
19–17	RSVD	R	Reserved. These bits are read-only 000b.
16	EMVIF_EN_SKT0	RW	Socket 0 EMV interface enable. When this bit is set to 1b, the internal EVM interface for socket 0 is enabled.
15–13	RSVD	R	Reserved. These bits are read-only 000b.
12	GPIO_EN_SKT0	RW	Socket 0 GPIO enable. When this bit is set to 1b, the SC_GPIOs for socket 0 are enabled.
11–5	RSVD	R	Reserved. These bits are read-only 000 0000b.
4	PME_SUPPORT_SKT0	RW	Socket 0 PME support. When this bit is set to 1b, socket 0 card insertions cause a PME event.
3–1	RSVD	R	Reserved. These bits are read-only 000b.
0	SKT0_EN	RW	Socket 0 enable. When this bit is set to 1b, socket 0 is enabled.

# 8 Electrical Characteristics

#### 8.1 Absolute Maximum Ratings Over Operating Temperature Ranges<sup>†</sup>

Supply voltage range, VR_PORT		–0.5 V to 1.836 V
V <sub>CC</sub>		–0.3 V to 4 V
V <sub>CCA</sub>		–0.5 V to 5.5 V
V <sub>CCP</sub> ·····		–0.5 V to 5.5 V
		–0.5 V to 5.5 V
Clamping voltage range, V <sub>CCP</sub> and	V <sub>CCA</sub>	–0.5 V to 6 V
Input voltage range, VI: PCI, CardB	us, SC, miscellaneous	–0.5 V to V <sub>CC</sub> + 0.5 V
Output voltage range, VO: PCI, Car	dBus, SC, miscellaneous	$\dots -0.5$ V to V <sub>CC</sub> + 0.5 V
Input clamp current, $I_{IK}$ (V <sub>I</sub> < 0 or V <sub>I</sub>	> V <sub>CC</sub> ) (see Note 3)	±20 mA
Output clamp current, I <sub>OK</sub> (V <sub>O</sub> < 0 c	or $V_O > V_{CC}$ ) (see Note 4) .	±20 mA
		0°C to 70°C
Storage temperature range, T <sub>stg</sub> .		–65°C to 150°C
Virtual junction temperature, $T_J$		

<sup>†</sup> Stresses beyond those listed under absolute maximum ratings may cause permanent damage to the device. These are stress ratings only and functional operation of the device at these or any other conditions beyond those indicated under recommended operating conditions is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 3. Applies for external input and bidirectional buffers. V<sub>I</sub> > V<sub>CC</sub> does not apply to fail-safe terminals. PCI terminals and miscellaneous terminals are measured with respect to V<sub>CCP</sub> instead of V<sub>CC</sub>. PC Card terminals are measured with respect to CardBus V<sub>CC</sub>. The limit specified applies for a dc condition.

4. Applies for external output and bidirectional buffers. V<sub>O</sub> > V<sub>CC</sub> does not apply to fail-safe terminals. PCI terminals and miscellaneous terminals are measured with respect to V<sub>CCP</sub> instead of V<sub>CC</sub>. PC Card terminals are measured with respect to CardBus V<sub>CC</sub>. The limit specified applies for a dc condition.

# 8.2 Recommended Operating Conditions (see Note 5)

		OPERATION	MIN	NOM	MAX	UNIT	
VR_PORT	(see Table 2–5 for description)	1.5 V	1.35	1.5	1.65	V	
AVDD		3.3 V	3	3.3	3.6	V	
VCC		3.3 V	3	3.3	3.6	V	
	PCI and miscellaneous I/O clamp voltage	3.3 V	3	3.3	3.6	V	
VCCP		5 V	4.75	5	5.25		
		3.3 V	3	3.3	3.6		
VCCA	PC Card I/O clamp voltage	5 V	4.75	5	5.25	V	
SC_VCC_5V	/	5 V	4.75	5	5.25	V	

NOTE 5: Unused terminals (input or I/O) must be held high or low to prevent them from floating.

# **Recommended Operating Conditions (continued)**

			OPERATION	MIN	NOM	MAX	UNIT		
		Dout	3.3 V	0.5 VCCP		VCCP			
		PCI☆	5 V	2		VCCP			
			3.3 V CardBus	0.475 V <sub>CCA</sub>		VCCA			
+	High-level input	PC Card	3.3 V 16-bit	2		VCCA	V		
VIH <sup>†</sup>	voltage		5 V 16-bit	2.4		V <sub>CCA</sub>			
		Miscellaneous <sup>‡</sup>		2		V <sub>CC</sub>			
		TEST1:3		0.7 V <sub>CC</sub>		VCC			
		SC_DATA, SC_FCB, SC_RFU	J	0.6 SC_VCC_5V		SC_VCC_5V			
		DOIN	3.3 V	0		0.3 VCCP			
		PCI*	5 V	0		0.8			
			3.3 V CardBus	0		0.325 V <sub>CCA</sub>			
v <sub>IL</sub> †	Low-level input voltage	PC Card	3.3 V 16-bit	0		0.8	V		
	vollage		5 V 16-bit	0		0.8			
		Miscellaneous <sup>‡</sup>				0.8			
		SC_DATA, SC_FCB, SC_RFL	SC_DATA, SC_FCB, SC_RFU			0.5			
		PCI☆	0		VCCP				
		PC Card	0		VCCA				
V	Input voltage	Miscellaneous <sup>‡</sup>		0		VCC	V		
		TEST1:3		0		0.2 V <sub>CC</sub>			
		SC_DATA, SC_FCB, SC_RFL	J	0		SC_VCC_5V			
		PCI☆		0		VCC			
		PC Card		0		VCC			
∨ <sub>O</sub> §	Output voltage	Miscellaneous <sup>‡</sup>		0		VCC	V		
		SC_DATA, SC_FCB, SC_RFL	J, SC_CLK, SC_RST	0		SC_VCC_5V			
		PCI and PC Card		1		4			
tt	Input transition time (t <sub>r</sub> and t <sub>f</sub> )	Miscellaneous <sup>‡</sup>	0		6	ns			
	SC_DATA, SC_FCB, SC_RFU		J	0		1200			
tpu	Powerup reset time	GRST input	2			ms			
TA	Operating ambient te	mperature range		0	25	70	°C		
TJ#	Virtual junction tempe	erature		0	25	115	°C		

<sup>†</sup> Applies to external inputs and bidirectional buffers without hysteresis

<sup>‡</sup> Miscellaneous terminals are A4, A5, A9, B4, B5, B9, C5, C6, C9, E6, F1, F2, F3, G2, G3, G5, J5, K5, P12, P17 (SC\_GPIO1, SC\_GPIO5, CLOCK, <u>SC\_GPIO0, SC\_GPIO4, DATA, SC\_GPIO2, SC\_GPIO6, LATCH, SC\_GPIO3, CLK48, SC\_OC, SC\_CD, SCL, SDA, SC\_PWR\_CTL, SUSPEND, GRST, TEST0, TEST4 terminals).</u>

§ Applies to external output buffers

# These junction temperatures reflect simulation conditions. The customer is responsible for verifying junction temperature.

 $\star$ MFUNC(0:6) share the same specifications as the PCI terminals.

#### **Electrical Characteristics Over Recommended Operating Conditions (unless** 8.3 otherwise noted)

	PARAMETER	TERMINALS	OPERATION	TEST CONDITIONS	MIN	MAX	UNIT
		PCI¶	3.3 V	I <sub>OH</sub> = -0.5 mA	0.9 V <sub>CC</sub>		
		PCIII	5 V	$I_{OH} = -2 \text{ mA}$	2.4		
			3.3 V CardBus	I <sub>OH</sub> = -0.15 mA	0.9 V <sub>CC</sub>		
.,		PC Card	3.3 V 16-bit	I <sub>OH</sub> = -0.15 mA	2.4		.,
VOH	High-level output voltage		5 V 16-bit	$I_{OH} = -0.15 \text{ mA}$	2.8		V
		Miscellaneous§		$I_{OH} = -4 \text{ mA}$	V <sub>CC</sub> -0.6		
		SC_DATA, SC_FC	B, SC_RFU	I <sub>OH</sub> = -20 μA	0.8 x SC_VCC_5V		
		SC_CLK, SC_RST		I <sub>OH</sub> = -50 μA	SC_VCC_5V - 0.5		
		PCI¶	3.3 V	I <sub>OL</sub> = 1.5 mA		0.1 V <sub>CC</sub>	
		PCIII	5 V	I <sub>OL</sub> = 6 mA		0.55	
			3.3 V CardBus	I <sub>OL</sub> = 0.7 mA		0.1 V <sub>CC</sub>	
	Land to a landa da se la se	PC Card	3.3 V 16-bit	I <sub>OL</sub> = 0.7 mA	0.4		
V <sub>OL</sub>	Low-level output voltage		5 V 16-bit	I <sub>OL</sub> = 0.7 mA		0.55	V
		Miscellaneous§		$I_{OL} = 4 \text{ mA}$		0.5	
		SC_DATA, SC_FC	B, SC_RFU	I <sub>OL</sub> = 0.5 mA		0.4	
		SC_CLK, SC_RST				0.4	
I <sub>OZ</sub>	3-state output high-impedance	Output terminals	3.6 V	$V_{O} = V_{CC} \text{ or } GND$		±20	μΑ
	High-impedance,		3.6 V	$A^{I} = A^{CC}$		-1	
IOZL	low-level output current	Output terminals	5.25 V	$V_I = V_{CC}$		-1	μA
	High-impedance,		3.6 V	$V_I = V_{CC}^{\dagger}$		10	
lozн	high-level output current	Output terminals	5.25 V	$V_I = V_{CC}^{\dagger}$		25	μA
		Input terminals	3.6 V	VI = GND		±20	
Ι <sub>ΙL</sub>	Low-level input current	I/O terminals	3.6 V	$V_{I} = GND$	±20		μA
		PCI¶	3.6 V	$V_{I} = V_{CC}^{\ddagger}$		±20	
		Others	3.6 V	$V_{I} = V_{CC}^{\ddagger}$	±20		
			3.6 V	$V_{I} = V_{CC}^{\ddagger}$		10	
ЧΗ	High-level input current	Input terminals	5.25 V	$V_{I} = V_{CC}^{\ddagger}$		20	μA
			3.6 V	$V_{I} = V_{CC}^{\ddagger}$		10	
		I/O terminals	5.25 V	$V_{I} = V_{CC}^{\ddagger}$		25	

 <sup>†</sup> For PCI and miscellaneous terminals, V<sub>I</sub> = V<sub>CCP</sub>. For PC Card terminals, V<sub>I</sub> = V<sub>CCA</sub>.
 <sup>‡</sup> For I/O terminals, input leakage (I<sub>IL</sub> and I<sub>IH</sub>) includes I<sub>OZ</sub> leakage of the disabled output.
 <sup>§</sup> Miscellaneous terminals are A4, A5, A9, B4, B5, B9, C5, C6, C9, E6, F1, F2, F3, G2, G3, G5, J5, K5, P12, P17 (SC\_GPIO1, SC\_GPIO5, CLOCK, SC\_GPIO0, SC\_GPIO4, DATA, SC\_GPIO2, SC\_GPIO6, LATCH, SC\_GPIO3, CLK48, SC\_OC, SC\_CD, SCL, SDA, SC\_PWR\_CTL, SUSPEND, GRST, TEST0, TEST4 terminals).

¶MFUNC(0:6) share the same specifications as the PCI terminals.

#### 8.4 PCI Clock/Reset Timing Requirements Over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature

		•							
	PARAMETER	ALTERNATE SYMBOL	TEST CONDITIONS	MIN	MAX	UNIT			
t <sub>C</sub>	Cycle time, PCLK	t <sub>cyc</sub>		30		ns			
<sup>t</sup> w(H)	Pulse duration (width), PCLK high	<sup>t</sup> high		11		ns			
tw(L)	Pulse duration (width), PCLK low	tlow		11		ns			
t <sub>r</sub> , t <sub>f</sub>	Slew rate, PCLK	$\Delta v / \Delta t$		1	4	V/ns			
t <sub>W</sub>	Pulse duration (width), GRST	t <sub>rst</sub>		1		ms			
t <sub>su</sub>	Setup time, PCLK active at end of PRST	<sup>t</sup> rst-clk		100		μs			

# 8.5 PCI Timing Requirements Over Recommended Ranges of Supply Voltage and Operating Free-Air Temperature

This data manual uses the following conventions to describe time (t) intervals. The format is  $t_A$ , where subscript A indicates the type of dynamic parameter being represented. One of the following is used:  $t_{pd}$  = propagation delay time,  $t_d$  ( $t_{en}$ ,  $t_{dis}$ ) = delay time,  $t_{su}$  = setup time, and  $t_h$  = hold time.

	PARAMETER			TEST CONDITIONS	MIN	MAX	UNIT
		PCLK-to-shared signal valid delay time	<sup>t</sup> val	C <sub>L</sub> = 50 pF,		11	
<sup>t</sup> pd	Propagation delay time, See Note 6	PCLK-to-shared signal invalid delay time	t <sub>inv</sub>	See Note 6	2		ns
ten	Enable time, high impedance-to-active	e delay time from PCLK	ton		2		ns
<sup>t</sup> dis	t <sub>dis</sub> Disable time, active-to-high impedance delay time from PCLK					28	ns
t <sub>su</sub>	t <sub>SU</sub> Setup time before PCLK valid				7		ns
th	Hold time after PCLK high		th		0		ns

NOTE 6: PCI shared signals are AD31–AD0, C/BE3–C/BE0, FRAME, TRDY, IRDY, STOP, IDSEL, DEVSEL, and PAR.

#### 8.6 Smart Card Timing Specifications Over Recommended Operating Conditions

	0 1					
	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
t <sub>sc_clk</sub>	SC_CLK clock period		200	250	1000	ns
t <sub>rst1</sub>	Cold reset SC_RST time		40000		45000	<sup>t</sup> sc_clk
<sup>t</sup> io1	Cold reset SC_I/O high-impedance transition time				200	<sup>t</sup> sc_clk
<sup>t</sup> ATR1	Cold reset ATR reception window, see Note 7		380		42000	t <sub>sc_clk</sub>
t <sub>rst2</sub>	Warm reset SC_RST time		40000		45000	t <sub>sc_clk</sub>
t <sub>io2</sub>	Warm reset SC_I/O high-impedance transition time				200	t <sub>sc_clk</sub>
<sup>t</sup> ATR2	Warm reset ATR reception window, see Note 7		380		42000	<sup>t</sup> sc_clk
<sup>t</sup> deact	Contact deactivation time				100	ms

NOTE 7: If the ICC does not initiate the ATR within the reception window, then the PCI6515 must initiate a contact deactivation within 50 ms.








Figure 8–2. Warm Reset Sequence







#### Figure 8–4. Reset Timing Diagram

	PARAMETER	MIN	MAX	UNIT
<sup>t</sup> grst	$V_{CC}$ ≥ 3.0 V to GRST ↑	2		ms
<sup>t</sup> clk-prst	PCLK ↑ and CLK48 ↑ to PRST ↑	100		μs
tprst-idsel	PRST ↑ to IDSEL ↑	3		μs

NOTES: 8. GRST may be asynchronously deasserted, that is, it does not require a valid PCLK.

9. There is no specific timing relationship of GRST to PRST. However, if GRST is deasserted after PRST then the PCLK to PRST ↑ and PRST ↑ to IDSEL ↑ apply to GRST.

**Reset Timing** 

8.7

# 9 Mechanical Data

The PCI6515A device is available in the 257-terminal MicroStar BGA<sup>™</sup> package (GHK) or the 257-terminal lead (Pb atomic number 82) free MicroStar BGA<sup>™</sup> package (ZHK). The following figures show the mechanical dimensions for the GHK and ZHK packages.

#### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins I	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
PCI6515AGHK	ACTIVE	BGA	GHK	257	90	TBD	Call TI	Level-3-220C-168 HR
PCI6515AZHK	ACTIVE	BGA MI CROSTA R	ZHK	257	90	Green (RoHS & no Sb/Br)	SNAGCU	Level-3-260C-168 HR

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details. TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

GHK (S-PBGA-N257)

PLASTIC BALL GRID ARRAY




A. All linear dimensions are in millimeters.
 B. This drawing is subject to change without notice.



ZHK (S-PBGA-N257)

PLASTIC BALL GRID ARRAY



Α. All linear dimensions are in millimeters.

Β. This drawing is subject to change without notice.

C. This is a lead-free solder ball design.

