

## 128K x 8 Static RAM

#### **Features**

- Pin and function compatible with CY7C1019BV33
- High speed
  - t<sub>AA</sub> = 8, 10, 12, 15 ns
- · CMOS for optimum speed/power
- Data retention at 2.0V
- Center power/ground pinout
- Automatic power-down when deselected
- Easy memory expansion with CE and OE options
- Available in 48-ball VFBGA, 32-pin TSOP II and 400-mil SOJ package
- Also available in lead-free 48-ball VFBGA and 32-pin TSOP II packages

#### **Functional Description**

The CY7C1019CV33 is a high-performance CMOS static RAM organized as 131,072 words by 8 bits. Easy memory


expansion is provided by an active LOW Chip Enable ( $\overline{CE}$ ), an active LOW Output Enable (OE), and three-state drivers. This device has an automatic power-down feature that significantly reduces power consumption when deselected.

Writing to the device is accomplished by taking Chip Enable (CE) and Write Enable (WE) inputs LOW. Data on the eight I/O pins (I/O<sub>0</sub> through I/O<sub>7</sub>) is then written into the location specified on the address pins ( $A_0$  through  $A_{16}$ ).

Reading from the device is accomplished by taking Chip Enable (CE) and Output Enable (OE) LOW while forcing Write Enable (WE) HIGH. Under these conditions, the contents of the memory location specified by the address pins will appear on the I/O pins.

The eight input/output pins (I/O<sub>0</sub> through I/O<sub>7</sub>) are placed in a high-impedance state when the device is deselected (CE HIGH), the outputs are disabled (OE HIGH), or during a write operation (CE LOW, and WE LOW).


The CY7C1019CV33 is available in Standard 48-ball FBGA, 32-pin TSOP II and 400-mil-wide SOJ packages.





# Pin Configuration (continued)

# 48-ball FBGA (Top View)



#### **Selection Guide**

	7C1019CV33-8	7C1019CV33-10	7C1019CV33-12	7C1019CV33-15	Unit
Maximum Access Time	8	10	12	15	ns
Maximum Operating Current	85	80	75	70	mA
Maximum Standby Current	5	5	5	5	mA



### **Maximum Ratings**

(Above which the useful life may be impaired. For user guidelines, not tested.) Storage Temperature .....-65°C to +150°C Ambient Temperature with

Power Applied......55°C to +125°C Supply Voltage on  $V_{CC}$  to Relative  $GND^{[1]}\,...\,-0.5V$  to + 4.6V

Current into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	>200 mA

### **Operating Range**

Range	Ambient Temperature	V <sub>cc</sub>
Commercial	0°C to +70°C	3.3V ± 10%
Industrial	-40°C to +85°C	3.3V ± 10%

### **Electrical Characteristics** Over the Operating Range

			7C10	019CV33 -8	7C10	019CV33 -10		19CV33 -12	7C1	019CV33 -15	
Parameter	Description	Test Conditions	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min.,$ $I_{OH} = -4.0 \text{ mA}$	2.4		2.4		2.4		2.4		V
V <sub>OL</sub>	Output LOW Voltage	-		0.4		0.4		0.4		0.4	V
V <sub>IH</sub>	Input HIGH Voltage		2.0	V <sub>CC</sub> + 0.3	V						
V <sub>IL</sub>	Input LOW Voltage <sup>[1]</sup>		-0.3	0.8	-0.3	0.8	-0.3	0.8	-0.3	0.8	V
I <sub>IX</sub>	Input Load Current	$GND \leq V_I \leq V_CC$	-1	+1	-1	+1	-1	+1	-1	+1	μА
l <sub>OZ</sub>	Output Leakage Current	$\begin{array}{l} \text{GND} \leq \text{V}_{\text{I}} \leq \text{V}_{\text{CC}}, \\ \text{Output Disabled} \end{array}$	-1	+1	-1	+1	-1	+1	-1	+1	μА
I <sub>OS</sub> <sup>[2.]</sup>	Output Short Circuit Current	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND		-300		-300		-300		-300	mA
I <sub>CC</sub>	V <sub>CC</sub> Operating Supply Current	$V_{CC} = Max.,$ $I_{OUT} = 0 \text{ mA},$ $f = f_{MAX} = 1/t_{RC}$		85		80		75		70	mA
I <sub>SB1</sub>	Automatic CE Power-down Current —TTL Inputs	$\begin{aligned} &\text{Max. V}_{\text{CC}}, \overline{\text{CE}} \geq \\ &\text{V}_{\text{IH}} \\ &\text{V}_{\text{IN}} \geq \text{V}_{\text{IH}} \text{ or} \\ &\text{V}_{\text{IN}} \leq \text{V}_{\text{IL}}, \text{f} = \text{f}_{\text{MAX}} \end{aligned}$		15		15		15		15	mA
I <sub>SB2</sub>	Automatic CE Power-down Current —CMOS Inputs	$\begin{array}{l} \underline{\text{Max}}. \ V_{\text{CC}}, \\ \text{CE} \geq V_{\text{CC}} - 0.3 \text{V}, \\ V_{\text{IN}} \geq V_{\text{CC}} - 0.3 \text{V}, \\ \text{or} \ V_{\text{IN}} \leq 0.3 \text{V}, \text{f} = 0 \end{array}$		5		5		5		5	mA

## Capacitance<sup>[3]</sup>


Parameter	Description	Test Conditions	Max.	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C$ , $f = 1 \text{ MHz}$ ,	8	pF
C <sub>OUT</sub>	Output Capacitance	$V_{CC} = 5.0V$	8	pF


#### Notes:


- 1.  $V_{IL}$  (min.) = -2.0V for pulse durations of less than 20 ns.
- 2. Not more than one output should be shorted at one time. Duration of the short circuit should not exceed 30 seconds.
- 3. Tested initially and after any design or process changes that may affect these parameters.



#### AC Test Loads and Waveforms<sup>[4]</sup>







### Switching Characteristics<sup>[5]</sup> Over the Operating Range

		7C1019	OCV33-8	7C1019CV33-10		7C1019CV33-12		7C1019CV33-15		
Parameter	Description	Min.	Max.	Min.	Max.	Min.	Max.	Min.	Max.	Unit
Read Cycle	9	•	1	· •	1	I.	•	•	•	
t <sub>RC</sub>	Read Cycle Time	8		10		12		15		ns
t <sub>AA</sub>	Address to Data Valid		8		10		12		15	ns
t <sub>OHA</sub>	Data Hold from Address Change	3		3		3		3		ns
t <sub>ACE</sub>	CE LOW to Data Valid		8		10		12		15	ns
t <sub>DOE</sub>	OE LOW to Data Valid		5		5		6		7	ns
t <sub>LZOE</sub>	OE LOW to Low Z	0		0		0		0		ns
t <sub>HZOE</sub>	OE HIGH to High Z <sup>[6, 7]</sup>		4		5		6		7	ns
t <sub>LZCE</sub>	CE LOW to Low Z <sup>[7]</sup>	3		3		3		3		ns
t <sub>HZCE</sub>	CE HIGH to High Z <sup>[6, 7]</sup>		4		5		6		7	ns
t <sub>PU</sub> <sup>[8]</sup>	CE LOW to Power-Up	0		0		0		0		ns
t <sub>PD</sub> <sup>[8]</sup>	CE HIGH to Power-Down		8		10		12		15	ns
Write Cycle	<b>9</b> [9, 10]									•
t <sub>WC</sub>	Write Cycle Time	8		10		12		15		ns
t <sub>SCE</sub>	CE LOW to Write End	7		8		9		10		ns
t <sub>AW</sub>	Address Set-Up to Write End	7		8		9		10		ns
t <sub>HA</sub>	Address Hold from Write End	0		0		0		0		ns
t <sub>SA</sub>	Address Set-Up to Write Start	0		0		0		0		ns
t <sub>PWE</sub>	WE Pulse Width	6		7		8		10		ns
t <sub>SD</sub>	Data Set-Up to Write End	5		5		6		8		ns
t <sub>HD</sub>	Data Hold from Write End	0		0		0		0		ns
t <sub>LZWE</sub>	WE HIGH to Low Z <sup>[7]</sup>	3		3		3		3		ns
t <sub>HZWE</sub>	WE LOW to High Z <sup>[6, 7]</sup>		4		5		6		7	ns

#### Notes:

- 4. AC characteristics (except High-Z) for all 8-ns parts are tested using the load conditions shown in Figure (a). All other speeds are tested using the Thevenin load shown in Figure (b). High-Z characteristics are tested for all speeds using the test load shown in Figure (d).
- 5. Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to 3.0V.
- 6. t<sub>HZOE</sub>, t<sub>HZOE</sub>, and t<sub>HZWE</sub> are specified with a load capacitance of 5 pF as in part (d) of AC Test Loads. Transition is measured ±500 mV from steady-state voltage.


  7. At any given temperature and voltage condition, t<sub>HZCE</sub> is less than t<sub>LZOE</sub>, t<sub>HZOE</sub> is less than t<sub>LZOE</sub>, and t<sub>HZWE</sub> for any given device.

  8. This parameter is guaranteed by design and is not tested.
- The internal write time of the memory is defined by the overlap of CE LOW and WE LOW. CE and WE must be LOW to initiate a write, and the transition of any of these signals can terminate the write. The input data set-up and hold timing should be referenced to the leading edge of the signal that terminates the write.
   The minimum write cycle time for Write Cycle no. 3 (WE controlled, OE LOW) is the sum of t<sub>HZWE</sub> and t<sub>SD</sub>.




### **Switching Waveforms**


# Read Cycle No. 1<sup>[11, 12]</sup>



# Read Cycle No. 2 (OE Controlled)<sup>[12, 13]</sup>



# Write Cycle No. 1 (CE Controlled)[14, 15]



#### Notes:

- 11. <u>Device</u> is continuously selected.  $\overline{OE}$ ,  $\overline{CE} = V_{\parallel L}$ .

  12.  $\overline{WE}$  is HIGH for read cycle.

  13. Address valid prior to or coincident with  $\overline{CE}$  transition LOW.


  14. Data I/O is high impedance if  $\overline{OE} = V_{\parallel L}$ .

  15. If  $\overline{CE}$  goes HIGH simultaneously with  $\overline{WE}$  going HIGH, the output remains in a high-impedance state.




### Switching Waveforms (continued)

## Write Cycle No. 2 (WE Controlled, OE HIGH During Write)[14, 15]



Write Cycle No. 3 (WE Controlled, OE LOW)[15]



### **Truth Table**

CE	OE	WE	I/O <sub>0</sub> -I/O <sub>7</sub>	Mode	Power	
Н	Х	Х	High Z	Power-Down	Standby (I <sub>SB</sub> )	
L	L	Н	Data Out	Read	Active (I <sub>CC</sub> )	
L	Х	L	Data In	Write	Active (I <sub>CC</sub> )	
L	Н	Н	High Z	Selected, Outputs Disabled	Active (I <sub>CC</sub> )	

#### Note:

<sup>16.</sup> During this period the I/Os are in the output state and input signals should not be applied.





### **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
8	CY7C1019CV33-8VC	51-85033	32-pin 400-Mil Molded SOJ	Commercial
	CY7C1019CV33-8VI	51-85033	32-pin 400-Mil Molded SOJ	Industrial
10	CY7C1019CV33-10VC	51-85033	32-pin 400-Mil Molded SOJ	Commercial
	CY7C1019CV33-10ZC	51-85095	32-pin TSOP II	
	CY7C1019CV33-10ZXC	51-85095	32-pin TSOP II (Pb-Free)	
	CY7C1019CV33-10VI	51-85033	32-pin 400-Mil Molded SOJ	Industrial
	CY7C1019CV33-10ZI	51-85095	32-pin TSOP II	
	CY7C1019CV33-10ZXI	51-85095	32-pin TSOP II (Pb-Free)	
12	CY7C1019CV33-12VC	51-85033	32-pin 400-Mil Molded SOJ	Commercial
	CY7C1019CV33-12ZC	51-85095	32-pin TSOP II	
	CY7C1019CV33-12ZXC	51-85095	32-pin TSOP II (Pb-Free)	
	CY7C1019CV33-12VI	51-85033	32-pin 400-Mil Molded SOJ	Industrial
	CY7C1019CV33-12ZI	51-85095	32-pin TSOP II	
	CY7C1019CV33-12BVI	51-85150	48-ball VFBGA	
	CY7C1019CV33-12BVXI	51-85150	48-ball VFBGA (Pb-Free)	
15	CY7C1019CV33-15VC	51-85033	32-pin 400-Mil Molded SOJ	Commercial
	CY7C1019CV33-15ZC	51-85095	32-pin TSOP II	
	CY7C1019CV33-15ZXC	51-85095	32-pin TSOP II (Pb-Free)	
	CY7C1019CV33-15VI	51-85033	32-pin 400-Mil Molded SOJ	Industrial
	CY7C1019CV33-15ZI	51-85095	32-pin TSOP II	
	CY7C1019CV33-15ZXI	51-85095	32-pin TSOP II (Pb-Free)	

## **Package Diagrams**


### 32-pin (400-Mil) Molded SOJ (51-85033)








### Package Diagrams (continued)





### Package Diagrams (continued)

#### 48-ball VFBGA (6 x 8 x 1 mm) (51-85150)



All product and company names mentioned in this document are the trademarks of their respective holders.



# **Document History Page**

	Document Title: CY7C1019CV33 128K x 8 Static RAM Document Number: 38-05130							
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change				
**	109245	12/16/01	HGK	New Data Sheet				
*A	113431	04/10/02	NSL	AC Test Loads split based on speed.				
*B	115047	08/01/02	HGK	Added TSOP II Package and I Temp. Improved I <sub>CC</sub> limits.				
*C	119796	10/11/02	DFP	Updated standby current from 5 nA to 5 mA.				
*D	123030	12/17/02	DFP	Updated Truth Table to reflect single Chip Enable option.				
*E	419983	See ECN	NXR	Added 48-ball VFBGA Package Added lead-free parts in Ordering Information Table Replaced Package Name column with Package Diagram in the Ordering Information table.				