

General Description

The MAX4684/MAX4685 low on-resistance (RON), lowvoltage, dual single-pole/double-throw (SPDT) analog switches operate from a single +1.8V to +5.5V supply. The MAX4684 features a 0.5Ω (max) R_{ON} for its NC switch and a 0.8Ω (max) RON for its NO switch at a +2.7V supply. The MAX4685 features a 0.8Ω max onresistance for both NO and NC switches at a +2.7V supply.

Both parts feature break-before-make switching action (2ns) with ton = 50ns and toff = 40ns at +3V. The digital logic inputs are 1.8V logic-compatible with a +2.7V to +3.3V supply.

The MAX4684/MAX4685 are packaged in the chipscale package (UCSP)™, significantly reducing the required PC board area. The chip occupies only a 2.0mm x 1.50mm area. The 4 x 3 array of solder bumps are spaced with a 0.5mm bump pitch.

Applications

Speaker Headset Switching

MP3 Players

Power Routing

Battery-Operated Equipment

Relay Replacement

Audio and Video Signal Routing

Communications Circuits

PCMCIA Cards

Cellular Phones

Modems

UCSP is a trademark of Maxim Integrated Products, Inc. Rail-to-Rail is a registered trademark of Nippon Motorola, Ltd.

Features

- 12-Bump, 0.5mm-Pitch UCSP
- **♦ NC Switch Ron** 0.5Ω max (+2.7V Supply) (MAX4684) 0.8Ω max (+2.7V Supply) (MAX4685)
- NO Switch Ron 0.8Ω max (+2.7V Supply)
- RON Match Between Channels 0.06Ω (max)
- RON Flatness Over Signal Range 0.15Ω (max)
- ♦ +1.8V to +5.5V Single-Supply Operation
- ♦ Rail-to-Rail® Signal Handling
- **♦ 1.8V Logic Compatibility**
- ♦ Low Crosstalk: -68dB (100kHz)
- ♦ High Off-Isolation: -64dB (100kHz)
- THD: 0.03%
- 50nA (max) Supply Current
- ♦ Low Leakage Currents 1nA (max) at $T_A = +25$ °C


Ordering Information

PART	TEMP RANGE	PIN/BUMP- PACKAGE	TOP MARK
MAX4684EBC	-40°C to +85°C	12 UCSP*	AAF
MAX4684ETB	-40°C to +85°C	10 Thin QFN (3 × 3)	AAG
MAX4684EUB	-40°C to +85°C	10 μMAX	_
MAX4685EBC	-40°C to +85°C	12 UCSP*	AAG
MAX4685ETB	-40°C to +85°C	10 Thin QFN (3 × 3)	AAH
MAX4685EUB	-40°C to +85°C	10 μMAX	_

Note: Requires special solder temperature profile describing the Absolute Maximum Ratings section.

*UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and environment. Refer to the UCSP Reliability Notice in the UCSP Reliability section of this data sheet for more information.

Pin Configurations/Functional Diagrams/Truth Table



MIXIM

Maxim Integrated Products 1

ABSOLUTE MAXIMUM RATINGS

(All Voltages Referenced to GND)	
V+, IN	0.3V to +6V
COM_, NO_, NC_ (Note1)	0.3V to (V++0.3V)
Continuous Current NO_, NC_, COM	±300mA
Peak Current NO_, NC_, COM_	
(pulsed at 1ms, 50% duty cycle)	±400mA
Peak Current NO_, NC_, COM_	
(pulsed at 1ms, 10% duty cycle)	±500mA

Continuous Power Dissipation ($T_A = +70$ °C)	
12-Bump UCSP (derate 11.4mW/°C above	
10-Pin µMAX (derate 5.6mW/°C above +70	°C)444mW
Operating Temperature Ranges	40°C to +85°C
Storage Temperature Range	65°C to +150°C
Lead Temperature (soldering, 10s)	+300°C
Bump Temperature (soldering) (Note 2)	
Infared (15s)	+220°C
Vapor Phase (60s)	+215°C

- Note 1: Signals on NO_, NC_, and COM_ exceeding V+ or GND are clamped by internal diodes. Limit forward-diode current to maximum current rating.
- Note 2: This device is constructed using a unique set of packaging techniques that impose a limit on the thermal profile the device can be exposed to during board level solder attach and rework. This limit permits only the use of the solder profiles recommended in the industry-standard specification, JEDEC 020A, paragraph 7.6, Table 3 for IR/VPR and Convection reflow. Preheating is required. Hand or wave soldering is not allowed.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

ELECTRICAL CHARACTERISTICS—+3V SUPPLY

 $(V+=+2.7V \text{ to } +3.3V, V_{\text{IH}}=+1.4V, V_{\text{IL}}=+0.5V, T_{\text{A}}=T_{\text{MIN}} \text{ to } T_{\text{MAX}}, \text{ unless otherwise noted.}$ Typical values are at +3V and +25°C.) (Notes 3, 9, 10)

PARAMETER	SYMBOL	CONDITIONS		TA	MIN	TYP	MAX	UNITS
ANALOG SWITCH								
Analog Signal Range	V _{NO} _, V _{NC} _, V _{COM} _			Е	0		V+	V
			MAX4684	+25°C		0.3	0.5	
NC_ On-Resistance	Povinio	$V+ = 2.7V; I_{COM} = 100mA;$	IVIAA4004	Е			0.5	Ω
(Note 4)	RON(NC)	$V_{NC} = 0$ to $V+$	MAX4685	+25°C		0.45	0.8	52
			IVIAA4003	Е			0.8	
NO_ On-Resistance	Ron(NO)	V+ = 2.7V; I _{COM} _ = 100m/	۸;	+25°C		0.45	0.8	Ω
(Note 4)	HON(NO)	$V_{NO} = 0$ to $V+$		Е			0.8	52
On-Resistance Match Between Channels	ΔRON	V+ = 2.7V; I _{COM} = 100mA; V _{NO} or V _{NC} = 1.5V		+25°C			0.06	Ω
(Notes 4, 5)				Е			0.06	
NC_ On-Resistance	D=	$V+ = 2.7V; I_{COM} = 100mA;$	MAX4684	Е			0.15	0
Flatness (Note 6)	RFLAT (NC)	$V_{NC} = 0$ to $V+$ MAX4685	MAX4685	Е			0.35	Ω
NO_ On-Resistance Flatness (Note 6)	RFLAT (NO)	$V+ = 2.7V; I_{COM} = 100mA;$ $V_{NO} = 0 \text{ to } V+$		Е			0.35	Ω
NO_ or NC_ Off-	. (0==)	V 0.0V V	0) / 0 0) /	+25°C	-1		1	
Leakage Current (Note 7)	I _{NO} _(OFF) or I _{NC} _(OFF)	V+ = 3.3V; V _{NO} or V _{NC} = 3V, 0.3V; V _{COM} = 0.3V, 3V		Е	-10		10	nA
COM_ On-Leakage	1 (01)	$I_{COM_}(ON)$ $V_{+} = 3.3V; V_{NO_} \text{ or } V_{NC_} = 3V, 0.3V, or floating; V_{COM_} = 3V, 0.3V, \text{ or floating}$		+25°C	-2		2	A
Current (Note 7)	ICOM_(OIV)			Е	-20		20	nA
DYNAMIC CHARACTE	RISTICS							
Turn-On Time	ton	$V+ = 2.7V$, V_{NO} or $V_{NC} = 1.5V$; $R_L = 50\Omega$; $C_L = 35pF$; Figure 2		+25°C		30	50	no
rum-On nine	ton			E			60	ns

ELECTRICAL CHARACTERISTICS—+3V SUPPLY (continued)


 $(V+=+2.7V \text{ to } +3.3V, V_{IH}=+1.4V, V_{IL}=+0.5V, T_A=T_{MIN} \text{ to } T_{MAX}, \text{ unless otherwise noted.}$ Typical values are at +3V and +25°C.) (Notes 3, 9, 10)


PARAMETER	SYMBOL	CONDITIONS	TA	MIN	TYP	MAX	UNITS
Turn-Off Time	to==	$V+ = 2.7V$, V_{NO} or $V_{NC} = 1.5V$;	+25°C		25	30	no
Turn-On Time	toff	$R_L = 50\Omega$; $C_L = 35pF$; Figure 2	Е			40	ns
Break-Before-Make Delay	tBBM	$V+ = 2.7V$, V_{NO} , or $V_{NC} = 1.5V$; $R_L = 50\Omega$; $C_L = 35pF$; Figure 3	Е	2	15		ns
Charge Injection	Q	COM_ = 0; R _S = 0; C _L = 1nF; Figure 4	+25°C		200		рС
Off-Isolation (Note 8)	V _{ISO}	$C_L = 5pF; R_L = 50\Omega; f = 100kHz;$ $V_{COM} = 1V_{RMS}; Figure 5$	+25°C		-64		dB
Crosstalk	V _{CT}	$C_L = 5pF$; $R_L = 50\Omega$; $f = 100kHz$; $V_{COML} = 1V_{RMS}$; Figure 5	+25°C		-68		dB
Total Harmonic Distortion	THD	$R_L = 600\Omega$, $IN_L = 2Vp-p$, $f = 20Hz$ to $20kHz$	+25°C		0.03		%
NC_Off-Capacitance	C _{NC_(OFF)}	f = 1MHz; Figure 6	+25°C		84		рF
NO_Off-Capacitance	C _{NO_(OFF)}	f = 1MHz; Figure 6	+25°C		37		рF
NC_On-Capacitance	C _{NC_(ON)}	f = 1MHz; Figure 6	+25°C		190		pF
NO_On-Capacitance	C _{NO_(ON)}	f = 1MHz; Figure 6	+25°C		150		рF
DIGITAL I/O			1				ı
Input Logic High	VIH		Е	1.4			V
Input Logic Low	V _I L		Е			0.5	V
IN_ Input Leakage Current	I _{IN} _	V _{IN} _ = 0 or V+	Е	-1		1	μΑ
POWER SUPPLY							
Power-Supply Range	V+		Е	1.8		5.5	V
Supply Current (Note 4)	l+	$V+ = 5.5V; V_{IN} = 0 \text{ or } V+$	+25°C	-50	0.04	50	nA
11 9 (300 1)		, IIV	Е	-200		200	


- **Note 3:** The algebraic convention used in this data sheet is where the most negative value is a minimum and the most positive value a maximum.
- Note 4: Guaranteed by design.
- **Note 5:** $\Delta R_{ON} = R_{ON(MAX)} R_{ON(MIN)}$, between NC1 and NC2 or between NO1 and NO2.
- **Note 6:** Flatness is defined as the difference between the maximum and minimum value of on-resistance as measured over the specified analog signal ranges.
- Note 7: Leakage parameters are 100% tested at $T_A = +85$ °C, and guaranteed by correlation over rated temperature range.
- **Note 8:** Off-isolation = $20log_{10}$ (V_{COM} / V_{NO}), V_{COM} = output, V_{NO} = input to off switch.
- **Note 9:** UCSP and QFN parts are 100% tested at +25°C only and guaranteed by design and correlation at the full hot-rated temperature.
- Note 10: -40°C specifications are guaranteed by design.


Typical Operating Characteristics


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$



























Typical Operating Characteristics (continued)


 $(T_A = +25^{\circ}C, \text{ unless otherwise noted.})$























Pin Description

PIN		PIN	FUNCTION
NAME	NAME		FUNCTION
NC_	A1, C1	5, 7	Analog Switch—Normally Closed Terminal
IN_	A2, C2	4, 8	Digital Control Input
COM_	A3, C3	3, 9	Analog Switch—Common Terminal
NO_	A4, C4	2, 10	Analog Switch—Normally Open Terminal
V+	B4	1	Positive Supply Voltage Input
GND	B1	6	Ground

Detailed Description

The MAX4684/MAX4685 are low on-resistance, low-voltage, dual SPDT analog switches that operate from a +1.8V to +5.5V supply. The devices are fully specified for nominal 3V applications. The MAX4684/MAX4685 have break-before-make switching and fast switching speeds (ton = 50ns max, toff = 40ns max).

The MAX4684 offers asymmetrical normally closed (NC) and normally open (NO) RON for applications that require asymmetrical loads (examples include speaker headsets and internal speakers). The part features a 0.5 Ω max RON for its NC switch and a 0.8 Ω max RON for its NO switch at the 2.7V supply. The MAX4685 features a 0.8 Ω max on-resistance for both NO and NC switches at the +2.7V supply.

_Applications Information

Digital Control Inputs

The MAX4684/MAX4685 logic inputs accept up to +5.5V regardless of supply voltage. For example, with a +3.3V supply, IN_ may be driven low to GND and high to 5.5V. Driving IN_ rail-to-rail minimizes power consumption. Logic levels for a +1.8V supply are 0.5V (low) and 1.4V (high).

Analog Signal Levels

Analog signals that range over the entire supply voltage (V+ to GND) are passed with very little change in on-resistance (see *Typical Operating Characteristics*). The switches are bidirectional, so the NO_, NC_, and COM_ pins can be either inputs or outputs.

Power-Supply Sequencing and Overvoltage Protection

Caution: Do not exceed the absolute maximum ratings because stresses beyond the listed ratings may cause permanent damage to devices.

Proper power-supply sequencing is recommended for all CMOS devices. Always apply V+ before applying analog signals, especially if the analog signal is not current limited. If this sequencing is not possible, and if the analog inputs are not current limited to <20mA, add a small signal diode (D1) as shown in Figure 1. Adding a protection diode reduces the analog range to a diode drop (about 0.7V) below V+ (for D1). RON increases slightly at low supply voltages. Maximum supply voltage (V+) must not exceed +6V. Protection diode D1 also protects against some overvoltage situations. No damage will result on Figure 1's circuit if the supply voltage is below the absolute maximum rating applied to an analog signal pin.




Figure 1. Overvoltage Protection Using Two External Blocking Diodes

UCSP Package Consideration

For general UCSP package information and PC layout considerations, please refer to the Maxim Application Note (Wafer-Level Ultra-Chip-Board-Scale Package).

UCSP Reliability

The chip-scale package (UCSP) represents a unique packaging form factor that may not perform equally to a packaged product through traditional mechanical reliability tests. UCSP reliability is integrally linked to the user's assembly methods, circuit board material, and usage environment. The user should closely review these areas when considering use of a UCSP package. Performance through Operating Life Test and Moisture Resistance remains uncompromised as it is primarily determined by the wafer-fabrication process.

Mechanical stress performance is a greater consideration for a UCSP package. UCSPs are attached through direct solder contact to the user's PC board, foregoing the inherent stress relief of a packaged product lead frame. Solder joint contact integrity must be considered. Information on Maxim's qualification plan, test data, and recommendations are detailed in the UCSP application note, which can be found on Maxim's website at www.maxim-ic.com.

Chip Information

TRANSISTOR COUNT: 198

Test Circuits/Timing Diagrams




Figure 2. Switching Time




Figure 3. Break-Before-Make Interval

Test Circuits/Timing Diagrams (continued)




Figure 4. Charge Injection




Figure 5. On-Loss, Off-Isolation, and Crosstalk






Figure 6. Channel Off/On-Capacitance

Pin Configurations (continued)




Package Information

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)




Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



Package Information (continued)

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)

COMMON DIMENSIONS					
SYMBOL	MIN.	MAX.			
Α	0.70	0.80			
D	2.90	3.10			
E	2.90	3.10			
A1	0.00	0.05			
L	0.20	0.40			
k	0.25 MIN.				
A2	0.20 REF.				

PACKAGE VAR	IATIONS	3					
PKG. CODE	N	D2	E2	е	JEDEC SPEC	b	[(N/2)-1] x e
T633-1	6	1.50±0.10	2.30±0.10	0.95 BSC	MO229 / WEEA	0.40±0.05	1.90 REF
T833-1	8	1.50±0.10	2.30±0.10	0.65 BSC	MO229 / WEEC	0.30±0.05	1.95 REF
T1033-1	10	1.50±0.10	2.30±0.10	0.50 BSC	MO229 / WEED-3	0.25±0.05	2.00 REF

- 1. ALL DIMENSIONS ARE IN mm. ANGLES IN DEGREES.
 2. COPLANARITY SHALL NOT EXCEED 0.08 mm.
 3. WARPAGE SHALL NOT EXCEED 0.10 mm.

- 4. PACKAGE LENGTH/PACKAGE WIDTH ARE CONSIDERED AS SPECIAL CHARACTERISTIC(S).
- 5. DRAWING CONFORMS TO JEDEC MO229, EXCEPT DIMENSIONS "D2" AND "E2".
- "N" IS THE TOTAL NUMBER OF LEADS.



Maxim cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim product. No circuit patent licenses are implied. Maxim reserves the right to change the circuitry and specifications without notice at any time.





SUPPORT





WHAT'S NEW PRODUCTS SOLUTIONS Maxim > Products > Analog Switches and Multiplexers

MAX4684, MAX4685

APPNOTES

 $0.5\Omega/0.8\Omega$ Low-Voltage, Dual SPDT Analog Switches in UCSP

QuickView

Technical Documents

Ordering Info

DESIGN

More Information

All

BUY

Ordering Information

Notes:

- 1. Other options and links for purchasing parts are listed at: http://www.maxim-ic.com/sales.
- 2. Didn't Find What You Need? Ask our applications engineers. Expert assistance in finding parts, usually within one business day.
- 3. Part number suffixes: T or T&R = tape and reel; + = RoHS/lead-free; # = RoHS/lead-exempt. More: SeeFull Data Sheet or Part Naming Conventions.
- 4. * Some packages have variations, listed on the drawing. "PkgCode/Variation" tells which variation the product

Devices: 1-20 of 20

MAX4684	Free	Buy		Temp	RoHS/Lead-Free?
IVI AA4004	Sam ple	Биу	Package: TYPE PINS FOOTPRINT DRAWING CODE/VAR *	remp	Materials Analysis
MAX4684ETB			THIN QFN (Dual);10 pin;10 mm Dwg: 21-0137I (PDF) Use pkgcode/variation: T1033-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4684ETB+			THIN QFN (Dual);10 pin;10 mm Dwg: 21-0137I (PDF) Use pkgcode/variation: T1033+1*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684ETB+T			THIN QFN (Dual);10 pin;10 mm Dwg: 21-0137I (PDF) Use pkgcode/variation: T1033+1*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684ETB-T			THIN QFN (Dual);10 pin;10 mm Dwg: 21-0137I (PDF) Use pkgcode/variation: T1033-1*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4684EBC+T			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+4*	0C to +70C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684EBC+			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+4*	0C to +70C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684EBC			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-4*	0C to +70C	RoHS/Lead-Free: No Materials Analysis
MAX4684EBC-T			UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-4*	0C to +70C	RoHS/Lead-Free: No Materials Analysis
MAX4684EUB+			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10+2*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684EUB			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10-2*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4684EUB+T			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10+2*	-40C to +85C	RoHS/Lead-Free: Lead Free Materials Analysis
MAX4684EUB-T			uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10-2*	-40C to +85C	RoHS/Lead-Free: No Materials Analysis
MAX4685	Free Sample	Buy	Package: TYPE PINS FOOTPRINT DRAWING CODE/VAR *	Temp	RoHS/Lead-Free? Materials Analysis

MAX4685EBC+T	UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+4* -40C to +85C RoHS/Lead-Free: Lead Free Materials Analysis
MAX4685EBC+	UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12+4* -40C to +85C RoHS/Lead-Free: Lead Free Materials Analysis
MAX4685EBC	UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-4* -40C to +85C RoHS/Lead-Free: No Materials Analysis
MAX4685EBC-T	UCSP;10 pin;3 mm Dwg: 21-0104F (PDF) Use pkgcode/variation: B12-4* -40C to +85C RoHS/Lead-Free: No Materials Analysis
MAX4685EUB	uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10-2* -40C to +85C RoHS/Lead-Free: No Materials Analysis
MAX4685EUB-T	uMAX;10 pin;15 mm -40C to +85C RoHS/Lead-Free: No Materials Analysis Use pkgcode/variation: U10-2*
MAX4685EUB+T	uMAX;10 pin;15 mm -40C to +85C RoHS/Lead-Free: Lead Free Dwg: 21-0061J (PDF) Use pkgcode/variation: U10+2*
MAX4685EUB+	uMAX;10 pin;15 mm Dwg: 21-0061J (PDF) Use pkgcode/variation: U10+2* -40C to +85C Materials Analysis

Didn't Find What You Need?

- Next Day Product Selection Assistance from Applications Engineers
- Parametric Search
- Applications Help

QuickView

Description Key Features Applications/Uses Key Specifications Diagram

Technical Documents

Data Sheet
Application Notes
Design Guides
Engineering Journals
Reliability Reports
Software/Models
Evaluation Kits

Ordering Info

Price and Availability Samples Buy Online Package Information Lead-Free Information

More Information

Related Products Notes and Comments Evaluation Kits

Document Ref.: 19-1977; Rev 3; 2003-03-07 This page last modified: 2007-06-14

CONTACT US: SEND US AN EMAIL

Copyright 2007 by Maxim Integrated Products, Dallas Semiconductor • Legal Notices • Privacy Policy