

CY62147V MoBL[®]

4M (256K x 16) Static RAM

Features

- Wide voltage range: 2.7V-3.6V
- Ultra-low active, standby power
- Easy memory expansion with CE and OE features
- TTL-compatible inputs and outputs
- · Automatic power-down when deselected
- CMOS for optimum speed/power
- Package available in a standard 44-pin TSOP Type II (forward pinout) package


Functional Description^[1]

The CY62147V is a high-performance CMOS static RAM organized as 256K words by 16 bits. These devices feature advanced circuit design to provide ultra-low active current. This is ideal for providing More Battery Life[™] (MoBL[®]) in portable applications such as cellular telephones. The devices also have an automatic power-down feature that significantly reduces power consumption by 99% when addresses are not toggling. The device can also be put into standby mode when

deselected (\overline{CE} HIGH) or when \overline{CE} is LOW and both \overline{BLE} and BHE are HIGH. The input/output pins (I/O₀ through I/O₁₅) are placed in a high-impedance state when: deselected (\overline{CE} HIGH), outputs are disabled (\overline{OE} HIGH), BHE and BLE are disabled (\overline{BHE} , BLE HIGH), or during a write operation (\overline{CE} LOW, and \overline{WE} LOW).

<u>Writing</u> to the device is <u>accomplished</u> by taking Chip Enable (\overline{CE}) and Write Enable (\overline{WE}) inputs LOW. If Byte Low Enable (BLE) is LOW, then data from I/O pins (I/O₀ through I/O₇), is written into the location specified <u>on</u> the address pins (A₀ through A₁₇). If Byte High Enable (BHE) is LOW, then data from I/O pins (I/O₈ through I/O₁₅) is written into the location specified on the address pins (A₀ through A₁₇).

Reading from the device is accomplished by taking Chip Enable (\overline{CE}) and Output Enable (\overline{OE}) LOW while forcing the Write Enable (\overline{WE}) HIGH. If Byte Low Enable (\overline{BLE}) is LOW, then data from the memory location specified by the address pins will appear on I/O₀ to I/O₇. If Byte High Enable (\overline{BHE}) is LOW, then data from memory will appear on I/O₈ to I/O₁₅. See the truth table at the back of this data sheet for a complete description of read and write modes.



Note:

1. For best practice recommendations, please refer to the Cypress application note "System Design Guidelines" on http://www.cypress.com.

Cypress Semiconductor Corporation • Document #: 38-05050 Rev. *A

3901 North First Street • San Jose • CA 95134 • 408-943-2600 Revised August 28, 2002



Pin Configurations

TSOP II (Forwar	.u.			r
•	[™] A₄ ⊑	1	44	🗆 A ₅
Top View	A ₃ E	2	43	$\Box A_6$
	A ₂ E	3	42	
	A ₁ L	4	41	D OE
	A ₀ L	5	40	BHE
	CĔĽ	6	39	BLE
	I/O0 [7	38	I/O ₁₅
	I/O₁ ⊑	8	37	□ I/O ₁₄
	I/O ₂ ⊑	9	36	□ I/O ₁₃
		10	35	1/O ₁₂
	V _{CC} L	11	34	
	V _{SS} E	12	33	□ V _{CC}
	I/Õ ₄ [13	32	□ I/Ŏ ₁₁
	I/O ₅ ⊑	14	31	I/O ₁₀
	I/O ₆ ⊑	15	30	I/O ₉
		16	29	□ I/O ₈
	WĖĽ	17	28	NC
	A ₁₆ [18	27	A ₈
	A ₁₅ L	19	26	L Ag
	A ₁₄ L	20	25	L A ₁₀
	A ₁₃ 🗆	21	24	A ₁₁
	A ₁₂ □	22	23	A ₁₇

Maximum Ratings

(Above which the useful life may be impaired. For user guide-lines, not tested.)
Storage Temperature65°C to +150°C
Ambient Temperature with Power Applied55°C to +125°C
Supply Voltage to Ground Potential0.5V to +4.6V
DC Voltage Applied to Outputs in High-Z State $^{\left[2\right]}$ 0.5V to V_{CC} + 0.5V

DC Input Voltage ^[2]	–0.5V to V _{CC} + 0.5V
Output Current into Outputs (LOW)	20 mA
Static Discharge Voltage (per MIL-STD-883, Method 3015)	>2001V
Latch-up Current	> 200 mA

Operating Range

Range	Ambient Temperature	v _{cc}
Industrial	–40°C to +85°C	2.7V to 3.6V

Product Portfolio

					Pow	er Dissipati	ion	
	V _{CC} Range (V)		Speed	Operating I _{CC} , (mA)		Standby I _{SB2} , (µA)		
Product	V _{CC(min.)}	V _{CC(typ.)} ^[3]	V _{CC(max.)}	(ns)	Typ. ^[3]	Maximum	Typ. ^[3]	Maximum
CY62147VLL	2.7	3.0	3.6	70	7	15	2	20

Electrical Characteristics Over the Operating Range

				C	Y62147V-	70	
Parameter	Description	Test Conditions		Min.	Typ. ^[3]	Max.	Unit
V _{OH}	Output HIGH Voltage	I _{OH} = -1.0 mA	$V_{CC} = 2.7V$	2.4			V
V _{OL}	Output LOW Voltage	I _{OL} = 2.1 mA	$V_{CC} = 2.7V$			0.4	V
V _{IH}	Input HIGH Voltage		V _{CC} = 3.6V	2.2		V _{CC} + 0.5V	V
V _{IL}	Input LOW Voltage		$V_{CC} = 2.7V$	-0.5		0.8	V
I _{IX}	Input Load Current	$GND \leq V_I \leq V_{CC}$		-1	±1	+1	μΑ
I _{OZ}	Output Leakage Current	$GND \le V_O \le V_{CC}$, Output Disabled		-1	+1	+1	μA
ICC	V _{CC} Operating Supply Current	I _{OUT} = 0 mA, f = f _{MAX} = 1/t _{RC} , CMOS Levels	V _{CC} = 3.6V		7	15	mA
		I _{OUT} = 0 mA, f = 1 MHz, CMOS Levels			1	2	mA

Notes:

V_{IL(min.)} = -2.0V for pulse durations less than 20 ns.
 Typical values are included for reference only and are not guaranteed or tested. Typical values are measured at V_{CC} = V_{CC(typ.)}, T_A = 25°C.



Electrical Characteristics Over the Operating Range (continued)

				C`	Y62147V-	70	
Parameter	Description	Test Conditions		Min.	Typ. ^[3]	Max.	Unit
I _{SB1}	Automatic CE Power-down Current— CMOS Inputs	$\frac{\text{CE}}{\leq} \text{V}_{\text{CC}} - 0.3 \text{V}, \text{ V}_{\text{IN}} \geq \text{V}_{\text{CC}} - 0.3 \text{V} \text{ or } \text{V}_{\text{IN}}$ $\leq 0.3 \text{V}, \text{ f} = \text{f}_{\text{MAX}}$			2	20	μA
I _{SB2}	Automatic CE Power-down Current— CMOS Inputs	$\frac{\text{CE} \ge \text{V}_{\text{CC}} - 0.3\text{V}, \text{V}_{\text{IN}} \ge \text{V}_{\text{CC}} - 0.3\text{V}, \text{ or } \text{V}_{\text{IN}}}{\le 0.3\text{V}, \text{ f} = 0}$	V _{CC} = 3.6V				


Capacitance^[4]

Parameter	Description	Test Conditions	Max.	Unit
C _{IN}	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C _{OUT}	Output Capacitance	$V_{CC} = V_{CC(typ.)}$	8	pF

Thermal Resistance

Parameter	Description	Test Conditions	BGA	TSOPII	Units
Θ_{JA}	Thermal Resistance (Junction to Ambient) ^[4]	Still Air, soldered on a 4.25 x 1.125 inch, 4-layer printed circuit board	55	60	°C/W
Θ _{JC}	Thermal Resistance (Junction to Case) ^[4]		16	22	°C/W

AC Test Loads and Waveforms



Parameter	3.0V	Unit
R1	1105	Ω
R2	1550	Ω
R _{TH}	645	Ω
V _{TH}	1.75	V

Data Retention Characteristics (Over the Operating Range)


Parameter	Description	Conditions	Min.	Typ. ^[3]	Max.	Unit
V _{DR}	V _{CC} for Data Retention		1.0		3.6	V
I _{CCDR}	Data Retention Current	$V_{CC} = 1.0V$, $\overline{CE} \ge V_{CC} - 0.3V$, $V_{IN} \ge V_{CC} - 0.3V$ or $V_{IN} \le 0.3V$; No input may exceed $V_{CC} + 0.3V$		1	10	μA
t _{CDR} ^[4]	Chip Deselect to Data Retention Time		0			ns
t _R ^[5]	Operation Recovery Time		70			ns

Note:

4. Tested initially and after any design or process changes that may affect these parameters.



Data Retention Waveform



Switching Characteristics Over the Operating Range[6]

		70	70 ns		
Parameter	Description	Min.	Max.	Unit	
Read Cycle	· · · ·				
t _{RC}	Read Cycle Time	70		ns	
t _{AA}	Address to Data Valid		70	ns	
t _{OHA}	Data Hold from Address Change	10		ns	
t _{ACE}	CE LOW to Data Valid		70	ns	
t _{DOE}	OE LOW to Data Valid		25	ns	
LZOE	OE LOW to Low-Z ^[7, 9]	5		ns	
t _{HZOE}	OE HIGH to High-Z ^[9]		20	ns	
t _{LZCE}	CE LOW to Low-Z ^[7]	10		ns	
t _{HZCE}	CE HIGH to High-Z ^[7, 9]		20	ns	
t _{PU}	CE LOW to Power-up	0		ns	
^t PD	CE HIGH to Power-down		70	ns	
t _{DBE}	BHE / BLE LOW to Data Valid		70	ns	
t _{LZBE} ^[8]	BHE / BLE LOW to Low-Z	5		ns	
t _{HZBE}	BHE / BLE HIGH to High-Z		20	ns	
Write Cycle ^[10, 11]				•	
twc	Write Cycle Time	70		ns	
^t SCE	CE LOW to Write End	60		ns	
t _{AW}	Address Set-up to Write End	60		ns	
^t HA	Address Hold from Write End	0		ns	
t _{SA}	Address Set-up to Write Start	0		ns	
^t PWE	WE Pulse Width	40		ns	
t _{BW}	BHE / BLE Pulse Width	60		ns	
SD	Data Set-up to Write End	30		ns	
t _{HD}	Data Hold from Write End	0		ns	
^t HZWE	WE LOW to High-Z ^[7, 9]		25	ns	
LZWE	WE HIGH to Low-Z ^[7]	10		ns	

Notes:

5. Full Device AC operation requires linear V_{CC} ramp from V_{DR} to $V_{CC(min.)} > 10 \,\mu s$ or stable at $V_{CC(min.)} > 10 \,\mu s$. 6. Test conditions assume signal transition time of 5 ns or less, timing reference levels of 1.5V, input pulse levels of 0 to $V_{CC(typ.)}$, and output loading of the specified I_{OL}/I_{OH} and 30 pF load capacitance. At any given temperature and voltage condition, t_{HZCE} is less than t_{LZCE} , t_{HZOE} is less than t_{LZOE} , and t_{HZWE} is less than t_{LZWE} for any given device.


7.

At any given temperature and votage condition, q_{L2CE} is less than q_{L2CE}, q_{L2CE} is less than q_{L2CE}, q_{L2CE}, and q_{L2WE} is less than q



CY62147V MoBL[®]

Switching Waveforms




WE is HIGH for read cycle. Address valid prior to or coincident with CE transition LOW. 13. 14.



CY62147V MoBL[®]

Switching Waveforms (continued)

Write Cycle No. 2 (CE Controlled)^[8, 15, 16]



Notes:

- Data I/O is high-impedance if OE = V_{IH}.
 If CE goes HIGH simultaneously with WE HIGH, the output remains in a high-impedance state.
 During this period, the I/Os are in output state and input signals should not be applied.


t_{HZWE}

t_{LZWE}


-




Switching Waveforms (continued)



Typical DC and AC Characteristics



Standby Current vs. Supply Voltage





DIMENSILIN IN MM (INCH) MAX MIN.




Truth Table

CE	WE	OE	BHE	BLE	Inputs/Outputs	Mode	Power
Н	Х	Х	Х	Х	High-Z	Deselect/Power-down	Standby (I _{SB})
L	Х	Х	Н	Н	High-Z	Deselect/Power-down	Standby (I _{SB})
L	Н	L	L	L	Data Out (I/O _O -I/O ₁₅)	Read	Active (I _{CC})
L	Н	L	Н	L	Data Out (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	Read	Active (I _{CC})
L	Н	L	L	Н	Data Out (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Read	Active (I _{CC})
L	Н	Н	L	L	High-Z	Deselect/Output Disabled	Active (I _{CC})
L	Н	Н	Н	L	High-Z	Deselect/Output Disabled	Active (I _{CC})
L	Н	Н	L	Н	High-Z	Deselect/Output Disabled	Active (I _{CC})
L	L	Х	L	L	Data In (I/O _O -I/O ₁₅)	Write	Active (I _{CC})
L	L	Х	Н	L	Data In (I/O _O –I/O ₇); I/O ₈ –I/O ₁₅ in High-Z	Write	Active (I _{CC})
L	L	Х	L	Н	Data In (I/O ₈ –I/O ₁₅); I/O ₀ –I/O ₇ in High-Z	Write	Active (I _{CC})

Ordering Information

	Speed (ns)	Ordering Code	Package Name	Package Type	Operating Range
ĺ	70	CY62147VLL-70ZI	Z44	44-pin TSOP II	Industrial

Package Diagram



44-Pin TSOP II Z44

MoBL is a registered trademark, and More Battery Life is a trademark, of Cypress Semiconductor. All product and company names mentioned in this document are the trademarks of their respective holders.

Document #: 38-05050 Rev. *A

(0.047) (0.039)

194 1991

© Cypress Semiconductor Corporation, 2002. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress Semiconductor product. Nor does it convey or imply any license under patent or other rights. Cypress Semiconductor does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress Semiconductor against all charges.



Document Title: CY62147V MoBL[®] 4M (256K x 16) Static RAM Document Number: 38-05050

Document Number. 50-05050						
REV.	ECN NO.	Issue Date	Orig. of Change	Description of Change		
**	109958	12/16/01	SZV	Changed from Spec number: 38-00757 to 38-05050		
A	116514	09/04/02	GBI	Added footnote 1. Deleted fBGA package (replacement fBGA package is available in CY62147CV30).		