Old Company Name in Catalogs and Other Documents

On April 1st, 2010, NEC Electronics Corporation merged with Renesas Technology Corporation, and Renesas Electronics Corporation took over all the business of both companies. Therefore, although the old company name remains in this document, it is a valid Renesas Electronics document. We appreciate your understanding.

Renesas Electronics website: http://www.renesas.com

April 1st, 2010 Renesas Electronics Corporation

Issued by: Renesas Electronics Corporation (http://www.renesas.com)

Send any inquiries to http://www.renesas.com/inquiry.



Notice

- 1. All information included in this document is current as of the date this document is issued. Such information, however, is subject to change without any prior notice. Before purchasing or using any Renesas Electronics products listed herein, please confirm the latest product information with a Renesas Electronics sales office. Also, please pay regular and careful attention to additional and different information to be disclosed by Renesas Electronics such as that disclosed through our website.
- Renesas Electronics does not assume any liability for infringement of patents, copyrights, or other intellectual property rights
 of third parties by or arising from the use of Renesas Electronics products or technical information described in this document.
 No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights
 of Renesas Electronics or others.
- 3. You should not alter, modify, copy, or otherwise misappropriate any Renesas Electronics product, whether in whole or in part.
- 4. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation of these circuits, software, and information in the design of your equipment. Renesas Electronics assumes no responsibility for any losses incurred by you or third parties arising from the use of these circuits, software, or information.
- 5. When exporting the products or technology described in this document, you should comply with the applicable export control laws and regulations and follow the procedures required by such laws and regulations. You should not use Renesas Electronics products or the technology described in this document for any purpose relating to military applications or use by the military, including but not limited to the development of weapons of mass destruction. Renesas Electronics products and technology may not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations.
- 6. Renesas Electronics has used reasonable care in preparing the information included in this document, but Renesas Electronics does not warrant that such information is error free. Renesas Electronics assumes no liability whatsoever for any damages incurred by you resulting from errors in or omissions from the information included herein.
- 7. Renesas Electronics products are classified according to the following three quality grades: "Standard", "High Quality", and "Specific". The recommended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below. You must check the quality grade of each Renesas Electronics product before using it in a particular application. You may not use any Renesas Electronics product for any application categorized as "Specific" without the prior written consent of Renesas Electronics. Further, you may not use any Renesas Electronics product for any application for which it is not intended without the prior written consent of Renesas Electronics. Renesas Electronics shall not be in any way liable for any damages or losses incurred by you or third parties arising from the use of any Renesas Electronics product for an application categorized as "Specific" or for which the product is not intended where you have failed to obtain the prior written consent of Renesas Electronics. The quality grade of each Renesas Electronics product is "Standard" unless otherwise expressly specified in a Renesas Electronics data sheets or data books, etc.
 - "Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; and industrial robots.
 - "High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control systems; anti-disaster systems; anti-crime systems; safety equipment; and medical equipment not specifically designed for life support.
 - "Specific": Aircraft; aerospace equipment; submersible repeaters; nuclear reactor control systems; medical equipment or systems for life support (e.g. artificial life support devices or systems), surgical implantations, or healthcare intervention (e.g. excision, etc.), and any other applications or purposes that pose a direct threat to human life.
- 8. You should use the Renesas Electronics products described in this document within the range specified by Renesas Electronics, especially with respect to the maximum rating, operating supply voltage range, movement power voltage range, heat radiation characteristics, installation and other product characteristics. Renesas Electronics shall have no liability for malfunctions or damages arising out of the use of Renesas Electronics products beyond such specified ranges.
- 9. Although Renesas Electronics endeavors to improve the quality and reliability of its products, semiconductor products have specific characteristics such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Further, Renesas Electronics products are not subject to radiation resistance design. Please be sure to implement safety measures to guard them against the possibility of physical injury, and injury or damage caused by fire in the event of the failure of a Renesas Electronics product, such as safety design for hardware and software including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult, please evaluate the safety of the final products or system manufactured by you.
- 10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. Please use Renesas Electronics products in compliance with all applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive. Renesas Electronics assumes no liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
- 11. This document may not be reproduced or duplicated, in any form, in whole or in part, without prior written consent of Renesas Electronics
- 12. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products, or if you have any other inquiries.
- (Note 1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its majority-owned subsidiaries.
- (Note 2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.



455A Group

SINGLE-CHIP 4-BIT CMOS MICROCOMPUTER

REJ03B0224-0102 Rev.1.02 Nov 26, 2008

DESCRIPTION

The 455A Group is a 4-bit single-chip microcomputer designed with CMOS technology. Its CPU is that of the 4500 Series using a simple, high-speed instruction set. The computer is equipped with two 8-bit timers (each timer has one or two reload registers), a 16-bit timer for clock count, interrupts, and oscillation circuit switch function.

The various microcomputers in the 455A Group include variations of type as shown in the table below.

FEATURES

• Minimum instruction execution time0.5 μs
(at 6 MHz oscillation frequency, in high-speed through-mode)
• Supply voltage
(It depends on operation source clock, oscillation frequency
and operation mode)
• Timers
Timer 18-bit timer with
a reload register and carrier wave output auto-control function
Timer 28-bit timer with two reload registers
and carrier wave generation circuit
Timer 3 16-bit timer (fixed dividing frequency)

• Interrupt	
Key-on wakeup function pinsI/O ports	
Output ports	
 LCD control circuit 	
Segment output	32
Common output	4
 Voltage drop detection circuit 	
Reset occurrence	
Reset release	
Skip occurrence	Typ. 2.0 V ($Ta = 25$ °C)

- Power-on reset circuit
- · Watchdog timer
- Clock generating circuit Built-in clock (high-speed/low-speed on-chip oscillator) Main clock (ceramic resonator) Sub-clock (quartz-crystal oscillation)
- LED drive directly enabled (port D)

APPLICATION

Remote control transmitter

Table 1 **Support Product**

Part number	ROM size (× 10 bits)	RAM size (× 4 bits)	Package	ROM type
M3455AG8FP (Note 1)	8192 words			
M3455AG8-XXXFP	0192 Wolus	F10 words	PLQP0052JA-A	QzROM
M3455AGCFP (Note 1)	12288 words	512 words	PLQF0052JA-A	QZROW
M3455AGC-XXXFP	12200 Wolus			

Note1.Shipped in blank

PIN CONFIGURATION




Fig 1. Pin configuration (PLQP0052JA-A type)

FUNCTIONAL BLOCK DIAGRAM




Fig 2. Functional block diagram

PERFORMANCE OVERVIEW

Table 2 Performance overview

	P	arameter		Function							
Number of	basic inst	ructions		138							
Minimum instruction execution time				0.5 μs (Oscillation frequency 6 MHz: high-speed through mode)							
Memory siz	zes	ROM	M3455AG8	8192 words × 10 bits							
			M3455AGC	12288 words × 10 bits							
	_	RAM	1	512 words × 4 bits (including LCD display RAM 32 words × 4 bits)							
I/O port		D0-D5	I/O (Input is examined by skip decision.)	Six independent I/O ports. A pull-up function, a key-on wakeup function and output structure can be switched by software. Port D ₅ is also used as INT pin.							
		D6, D7	I/O (Input is examined by skip decision.)	Two independent I/O ports; each pin is equipped with a pull-up function and a key-orwakeup function. Both functions can be switched by software. Ports D6 and D7 are also used as XCIN and XCOUT, respectively.							
		P00-P03	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure can be switched by software. Ports P00–P03 are also used as SEG16–SEG19, respectively.							
		P10-P13	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure car be switched by software. Ports P10–P13 are also used as SEG20–SEG23, respectively.							
		P20-P23	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure countries be switched by software. Ports P20–P23 are also used as SEG24–SEG27, respectively.							
		P30-P33	I/O	4-bit I/O port; A pull-up function, a key-on wakeup function and output structure c be switched by software. Ports P30–P33 are also used as SEG ₂₈ –SEG ₃₁ , respectively.							
		С	Output	1-bit output; Port C is also used as CNTR pin.							
Timer		Timer 1		8-bit timer with a reload register and carrier wave output auto-control function, and has an event counter.							
	-	Timer 2		8-bit timer with two reload registers and carrier wave generation function.							
	-	Timer 3		16-bit timer, fixed dividing frequency (timer for clock count)							
	-	Timer LC		4-bit programmable timer with a reload register (for LCD clock generating)							
Watchdog t	imer			16-bit timer, fixed dividing frequency (timer for monitor)							
LCD contro		Selective b	oias value	1/2, 1/3 bias							
LOD COMIC		Selective of	duty value	2, 3, 4 duty							
		Common o	output	4							
	-	Segment of	•	32							
	_	Internal resistor for power supply		$2r \times 3$, $2r \times 2$, $r \times 3$, $r \times 2$ ($r = 100 \text{ k}\Omega$, (Ta = 25 °C, Typical value))							
Voltage dro	-	Reset occ	urrence	Typ. 1.7 V (Ta=25 °C)							
detection ci	ircuit	Reset rele	ase	Typ. 1.8 V (Ta=25 °C)							
		Skip occur	rence	Typ. 2.0 V (Ta=25 °C)							
Power-on r	eset circu	it		Built-in							
Interrupt		Source		4 sources (one for external, three for timers)							
Nesting			1 level								
Subroutine	nesting			8 levels							
Device stru	cture			CMOS silicon gate							
Package			52-pin plastic molded LQFP (PLQP0052JA-A)								
Operating t	emperatu	re range		-20 to 85 °C							
Power sour	ce voltage	Э		1.8 to 5.5 V (It depends on operation source clock, oscillation frequency an operation mode)							
Power dissipation	At active	mode		0.3 mA (Ta = 25 °C, $VDD = 3.0 \text{ V}$, $f(XIN) = 4 \text{ MHz}$, $f(XCIN) = \text{stop}$, $f(HSOCO) = \text{stop}$, $f(LSOCO) = \text{stop}$, $f(STCK) = f(XIN/8)$							
<i>-</i> · · · ·	At clock	operating r	node	$5 \mu\text{A} (\text{Ta} = 25 ^{\circ}\text{C}, \text{VDD} = 3.0 \text{V}, \text{f(Xcin)} = 32 \text{kHz})$							
		pack-up		0.1 μA (Ta = 25 °C, output transistor is cut-off state)							



PIN DESCRIPTION

Table 3 Pin description

Table 3	Pin description		
Pin	Name	Input/Output	Function
VDD	Power source	_	Connected to a plus power supply.
Vss	Power source	_	Connected to a 0 V power supply.
CNVss	CNVss	_	Connect this pin to Vss and always apply "L"(0 V) to it.
VDCE	Voltage drop detection circuit enable	Input	This pin is used to operate/stop the voltage drop detection circuit. When "H" level is input to this pin, the circuit starts operating. When "L" level is input to this pin, the circuit stops operating.
XIN	Main clock input	Input	I/O pins of the main clock generating circuit. When using a ceramic resonator,
Хоит	Main clock output	Output	connect it between pins XIN and XOUT. A feedback resistor is built-in between them.
XCIN	Sub clock input	Input	I/O pins of the sub-clock generating circuit. Connect a 32.768 kHz quartz-crystal
Хсоит	Sub clock output	Output	oscillator between pins Хсім and Хсоит. A feedback resistor is built-in between them. Хсім and Хсоит pins are also used as ports D6 and D7, respectively.
RESET	Reset I/O	I/O	An N-channel open-drain I/O pin for a system reset. When the SRST instruction, watchdog timer, the built-in power-on reset or the voltage drop detection circuit causes the system to be reset, the RESET pin outputs "L" level.
D0-D5	I/O port D (Input is examined by skip decision.)	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port Do to Ds has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Port Ds is also used as INT pin.
D6, D7	I/O port D (Input is examined by skip decision.)	I/O	Each pin of port D has an independent 1-bit wide I/O function. The output structure is N-channel open-drain. Port D6, D7 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports D6 and D7 are also used as XCIN pin and XCOUT pin, respectively.
P00-P03	I/O port P0	I/O	Port P0 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P0 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P0o-P03 are also used as SEG16-SEG19, respectively.
P10-P13	I/O port P1	I/O	Port P1 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P1 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P1o-P13 are also used as SEG2o-SEG23, respectively.
P20-P23	I/O port P2	I/O	Port P2 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P2 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P20–P23 are also used as SEG24–SEG27, respectively.
P30-P33	I/O port P3	I/O	Port P3 serves as a 4-bit I/O port. The output structure can be switched to N-channel open-drain or CMOS by software. For input use, set the latch of the specified bit to "1" and select the N-channel open-drain. Port P3 has a key-on wakeup function and a pull-up function. Both functions can be switched by software. Ports P30-P33 are also used as SEG28-SEG31, respectively.
С	Output port C	Output	1-bit output port. The output structure is CMOS. Port C is also used as CNTR pin.
COM ₀ – COM ₃	Common output	Output	LCD common output pins. Pins COMo and COM1 are used at 1/2 duty, pins COM0-COM2 are used at 1/3 duty and pins COM0-COM3 are used at 1/4 duty.
SEG ₀ – SEG ₃₁	Segment output	Output	LCD segment output pins. SEG ₀ –SEG ₂ pins are used as VLC ₃ –VLC ₁ pins, respectively. SEG ₁₆ -SEG ₃₁ pins are used as Ports P0 ₀ -P0 ₃ , Ports P1 ₀ -P1 ₃ , Ports P2 ₀ -P2 ₃ , and Ports P3 ₀ -P3 ₃ , respectively.
CNTR	Timer I/O	I/O	CNTR pin has the function to input the clock for the timer 1 event counter and to output the PWM signal generated by timer 2. CNTR pin is also used as Port C.
INT	Interrupt input	Input	INT pin accepts external interrupts. They have the key-on wakeup function which can be switched by software. INT pin is also used as Port D ₅ .
VLC3- VLC1	LCD power source	_	These are the LCD power supply pins. If an internal resistor is used, connect the VLc3 pin to the VDD pin. (If brightness adjustment is required, connect via a resistor.) When using an external power supply, apply voltage such that Vss \leq VLc1 \leq VLc2 \leq VLc3 \leq VDD. Pins VLc3 to VLc1 also function as pins SEG0 to SEG2.



Table 4 Pin description

Pin	Multifunction Pin		Multifunction	Multifunction Pin		Pin	Multifunction	
P0 ₀	SEG ₁₆	SEG ₁₆	P0 ₀	P30	SEG28	SEG ₂₈	P30	
P01	SEG ₁₇	SEG ₁₇	P01	P31	SEG29	SEG29	P31	
P02	SEG ₁₈	SEG ₁₈	P02	P32	SEG ₃₀	SEG ₃₀	P32	
P03	SEG19	SEG ₁₉	P03	P3 ₃	SEG31	SEG31	P3 ₃	
P10	SEG ₂₀	SEG ₂₀	P10	D5	INT	INT	D5	
P1 ₁	SEG21	SEG21	P11	D6	Xcin	XCIN	D ₆	
P12	SEG22	SEG22	P12	D7	Хсоит	Хсоит	D7	
P13	SEG23	SEG23	P13	С	CNTR	CNTR	С	
P20	SEG24	SEG24	P20	SEG ₀	VLC3	VLC3	SEG ₀	
P21	SEG ₂₅	SEG ₂₅	P21	SEG1	VLC2	VLC2	SEG ₁	
P22	SEG ₂₆	SEG ₂₆	P22	SEG ₂	VLC1	VLC1	SEG ₂	
P23	SEG27	SEG27	P23					

PORT FUNCTION

Table 5 Port function

Port	Pin	Input	Output	I/O unit	Control	Control	Remark
		Output	structure		instructions	registers	
Port D	Port D D0-D4, I/O N-channel 1 bit open-drain/ CMOS 1 bit		1 bit	SD, RD SZD, CLD	FR1, FR2, I1, K3, PU3	Programmable pull-up, key- on wakeup and output structure selection function	
	D ₆ /Xc _{IN} , D ₇ /Xc _{OUT}	I/O (2)	N-channel open-drain			RG, K3, PU3	Programmable pull-up and key-on wakeup function
Port P0	P00/SEG16, P01/SEG17, P02/SEG18, P03/SEG19	I/O (4)	N-channel open-drain/ CMOS	4 bits	OP0A IAP0	PU0, K0, FR0, C1	Programmable pull-up, key- on wakeup and output structure selection function
Port P1	P10/SEG20, P11/SEG21, P12/SEG22, P13/SEG23	I/O (4)	N-channel open-drain/ CMOS	4 bits	OP1A IAP1	PU0, K0, FR0, C2	Programmable pull-up, key- on wakeup and output structure selection function
Port P2	P20/SEG24, P21/SEG25, P22/SEG26, P23/SEG27,	I/O (4)	N-channel open-drain/ CMOS	4 bits	OP2A IAP2	PU1, K1, FR3, L3	Programmable pull-up, key- on wakeup and output structure selection function
Port P3	P30/SEG28, P31/SEG29, P32/SEG30, P33/SEG31	I/O (4)	N-channel open-drain/ CMOS	4 bits	OP3A IAP3	PU2, K2, K3, FR2, C3	Programmable pull-up, keyon wakeup and output structure selection function
Port C	C/CNTR	Output (1)	CMOS	1 bit	RCP SCP	W1, W2, W4	_

Note 1. Pins except above have just single function.

Note 2. The input/output of D5 can be used even when INT is selected.

Be careful when using inputs of both INT and D5 since the input threshold value of INT pin is different from that of port D5.

Note 3. "H" output function of port C can be used even when the CNTR (output) is used.

CONNECTIONS OF UNUSED PINS

Table 6 Port function

Pin	Connection	Usage condition
XIN	Connect to Vss.	-
Хоит	Open.	-
Xcin/D ₆	Connect to Vss.	Pull-up transistor is OFF. The key-on wakeup function is invalid.
Хсоит/D7	Open.	The key-on wakeup function is invalid.
D0-D4	Open.	The key-on wakeup function is invalid.
	Connect to Vss.	N-channel open-drain is selected for the output structure. Pull-up transistor is OFF. The key-on wakeup function is invalid.
D5/INT	Open.	INT pin input is disabled. The key-on wakeup function is invalid.
	Connect to Vss.	N-channel open-drain is selected for the output structure. Pull-up transistor is OFF. The key-on wakeup function is invalid.
C/CNTR	Open.	CNTR input is not selected for timer 1 count source.
P00/SEG16-	Open.	The key-on wakeup function is invalid.
P03/SEG19	Connect to Vss.	Segment output is not selected. N-channel open-drain is selected for the output structure. Pull-up transistor is OFF. The key-on wakeup function is invalid.
P10/SEG20-	Open.	The key-on wakeup function is invalid.
P13/SEG23	Connect to Vss.	Segment output is not selected. N-channel open-drain is selected for the output structure. Pull-up transistor is OFF. The key-on wakeup function is invalid.
P20/SEG24-	Open.	The key-on wakeup function is invalid.
P23/SEG27	Connect to Vss.	Segment output is not selected. N-channel open-drain is selected for the output structure. Pull-up transistor is OFF. The key-on wakeup function is invalid.
P30/SEG28-	Open.	The key-on wakeup function is invalid.
P33/SEG31	Connect to Vss.	Segment output is not selected. N-channel open-drain is selected for the output structure. Pull-up transistor is OFF. The key-on wakeup function is invalid.
COM ₀ -COM ₃	Open.	-
SEG ₀ /V _{LC3}	Open.	SEG ₀ pin is selected.
SEG ₁ /V _{LC2}	Open.	SEG1 pin is selected.
SEG ₂ /V _{LC1}	Open.	SEG ₂ pin is selected.
OLOZ VLO		

(Note when connecting to Vss or Vpp)
Connect the unused pins to Vss using the thickest wire at the shortest distance against noise.



DEFINITION OF CLOCK AND CYCLE

· Operation source clock

The operation source clock is the source clock to operate this product. In this product, the following clocks are used.

- \bullet Clock (f(XIN)) by the external ceramic resonator
- \bullet Clock (f(XIN)) by the external input
- Clock (f(HSOCO)) of the high-speed on-chip oscillator which is the internal oscillator
- \bullet Clock (f(XCIN)) by the external quartz-crystal oscillation
- Clock (f(LSOCO)) by the low-speed on-chip oscillator

• System clock (STCK)

The system clock is the basic clock for controlling this product. The system clock is selected by the clock control register MR shown as the table below.

Machine cycle

The machine cycle is the standard cycle required to execute the instruction.

• Instruction clock (INSTCK)

The instruction clock is the basic clock for controlling CPU. The instruction clock (INSTCK) is a signal derived by dividing the system clock (STCK) by 3. The one instruction clock cycle generates the one machine cycle.

Table 7 Table Selection of system clock

Register MR				- System clock	Operation mode					
MRз	MR ₂	MR ₁	MR ₀	System clock	Operation mode					
1	1	0	0	f(STCK) = f(HSOCO)/8	Internal frequency divided by 8 mode					
1	0	0	0	f(STCK) = f(HSOCO)/4	Internal frequency divided by 4 mode					
0	1	0	0	f(STCK) = f(HSOCO)/2	Internal frequency divided by 2 mode					
0	0	0	0	f(STCK) = f(HSOCO)	Internal frequency through mode					
1	1	0	1	f(STCK) = f(XIN)/8	High-speed frequency divided by 8 mode					
1	0	0	1	f(STCK) = f(XIN)/4	High-speed frequency divided by 4 mode					
0	1	0	1	f(STCK) = f(XIN)/2	High-speed frequency divided by 2 mode					
0	0	0	1	f(STCK) = f(XIN)	High-speed through mode					
1	1	1	0	f(STCK) = f(Xcin)/8	Low-speed frequency divided by 8 mode					
1	0	1	0	f(STCK) = f(Xcin)/4	Low-speed frequency divided by 4 mode					
0	1	1	0	f(STCK) = f(Xcin)/2	Low-speed frequency divided by 2 mode					
0	0	1	0	f(STCK) = f(XCIN)	Low-speed through mode					
1	1	1	1	f(STCK) = f(LSOCO)/8	Internal Low-speed frequency divided by 8 mode					
1	0	1	1	f(STCK) = f(LSOCO)/4	Internal Low-speed frequency divided by 4 mode					
0	1	1	1	f(STCK) = f(LSOCO)/2	Internal Low-speed frequency divided by 2 mode					
0	0	1	1	f(STCK) = f(LSOCO)	Internal Low-speed through mode					

Note 1. The f(HSOCO)/8 is selected after system is released from reset

PORT BLOCK DIAGRAM





Fig 3. Port block diagram (1)



Port block diagram (2)




Fig 5. Port block diagram (3)




Fig 6. Port block diagram (4)




Fig 7. Port block diagram (5)




Fig 8. Port block diagram (6)




Fig 9. Port block diagram (7)




Fig 10. Port block diagram (8)




Fig 11. External interrupt circuit structure

FUNCTION BLOCK OPERATIONS

CPU

(1) Arithmetic logic unit (ALU)

The arithmetic logic unit ALU performs 4-bit arithmetic such as 4-bit data addition, comparison, AND operation, OR operation, and bit manipulation.

(2) Register A and carry flag

Register A is a 4-bit register used for arithmetic, transfer, exchange, and I/O operation.

Carry flag CY is a 1-bit flag that is set to "1" when there is a carry with the AMC instruction (Figure 12).

It is unchanged with both A n instruction and AM instruction. The value of A₀ is stored in carry flag CY with the RAR instruction (Figure 13).

Carry flag CY can be set to "1" with the SC instruction and cleared to "0" with the RC instruction.

(3) Registers B and E

Register B is a 4-bit register used for temporary storage of 4-bit data, and for 8-bit data transfer together with register A.

Register E is an 8-bit register. It can be used for 8-bit data transfer with register B used as the high-order 4 bits and register A as the low-order 4 bits (Figure 14).

Register E is undefined after system is released from reset and returned from the power down mode. Accordingly, set the initial value.

(4) Register D

Register D is a 3-bit register.

It is used to store a 7-bit ROM address together with register A and is used as a pointer within the specified page when the TABP p, BLA p, or BMLA p instruction is executed (Figure 15).

Also, when the TABP p instruction is executed at UPTF flag = "1", the high-order 2 bits of ROM reference data is stored to the low-order 2 bits of register D, the high-order 1 bit of register D is "0".

When the TABP p instruction is executed at UPTF flag = "0", the contents of register D remains unchanged. The UPTF flag is set to "1" with the SUPT instruction and cleared to "0" with the RUPT instruction.

The initial value of UPTF flag is "0".

Register D is undefined after system is released from reset and returned from the power down mode. Accordingly, set the initial value.




Fig 12. AMC instruction execution example




Fig 13. RAR instruction execution example




Fig 14. Registers A, B and register E




Fig 15. TABP p instruction execution example

(5) Stack registers (SKs) and stack pointer (SP)

Stack registers are 14-bit registers.

Stack registers (SKs) are used to temporarily store the contents of program counter (PC) just before branching until returning to the original routine when;

- branching to an interrupt service routine (referred to as an interrupt service routine),
- performing a subroutine call, or
- executing the table reference instruction (TABP p).

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together. The contents of registers SKs are destroyed when 8 levels are exceeded.

The register SK nesting level is pointed automatically by 3-bit stack pointer (SP). The contents of the stack pointer (SP) can be transferred to register A with the TASP instruction.

Figure 16 shows the stack registers (SKs) structure.

Figure 17 shows the example of operation at subroutine call.

(6) Interrupt stack register (SDP)

Interrupt stack register (SDP) is a 1-stage register. When an interrupt occurs, this register (SDP) is used to temporarily store the contents of data pointer, carry flag, skip flag, register A, and register B just before an interrupt until returning to the original routine.

Unlike the stack registers (SKs), this register (SDP) is not used when executing the subroutine call instruction and the table reference instruction.

(7) Skip flag

Skip flag controls skip decision for the conditional skip instructions and continuous described skip instructions. When an interrupt occurs, the contents of skip flag is stored automatically in the interrupt stack register (SDP) and the skip condition is retained.




Fig 16. Stack registers (SKs) structure




Fig 17. Example of operation at subroutine call

(8) Program counter (PC)

Program counter (PC) is used to specify a ROM address (page and address). It determines a sequence in which instructions stored in ROM are read. It is a binary counter that increments the number of instruction bytes each time an instruction is executed. However, the value changes to a specified address when branch instructions, subroutine call instructions, return instructions, or the table reference instruction (TABP p) is executed.

Program counter consists of PCH (most significant bit to bit 7) which specifies to a ROM page and PCL (bits 6 to 0) which specifies an address within a page. After it reaches the last address (address 127) of a page, it specifies address 0 of the next page (Figure 18).

Make sure that the PCH does not specify after the last page of the built-in ROM.

(9) Data pointer (DP)

Data pointer (DP) is used to specify a RAM address and consists of registers Z, X, and Y. Register Z specifies a RAM file group, register X specifies a file, and register Y specifies a RAM digit (Figure 19).

Register Y is also used to specify the port D bit position.

When using port D, set the port D bit position to register Y certainly and execute the SD, RD, or SZD instruction (Figure 20).

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in the power down mode. After system is returned from the power down mode, set these registers.




Fig 18. Program counter (PC) structure




Fig 19. Data pointer (DP) structure




Fig 20. SD instruction execution example

PROGRAM MEMORY (ROM)

The program memory is a mask ROM. 1 word of ROM is composed of 10 bits. ROM is separated every 128 words by the unit of page (addresses 0 to 127). Table 8 shows the ROM size and pages. Figure 21 shows the ROM map of M3455AGD.

A part of page 1 (addresses 008016 to 00FF16) is reserved for interrupt addresses (Figure 22). When an interrupt occurs, the address (interrupt address) corresponding to each interrupt is set in the program counter, and the instruction at the interrupt address is executed. When using an interrupt service routine, write the instruction generating the branch to that routine at an interrupt address.

Page 2 (addresses 010016 to 017F16) is the special page for subroutine calls. Subroutines written in this page can be called from any page with the 1-word instruction (BM). Subroutines extending from page 2 to another page can also be called with the BM instruction when it starts on page 2.

ROM pattern (bits 9 to 0) of all addresses can be used as data areas with the TABP p instruction.

Table 8 ROM size and pages

Part number	ROM (PROM) size (× 10 bits)	Pages				
M3455AG8	8192 words	64 (0 to 63)				
M3455AGC (Note 1)	12288 words	96 (0 to 95)				

Note1.In the initial state, data in pages 0 to 63 can be refered with the TABP instruction. Data in pages 64 to 95 can be refferd with the TABP p instruction after the SBK instruction is executed.Data in pages 0 to 63 can be referred with the TABP p instruction after the RBK instruction is executed.

ROM Code Protect Address

When selecting the protect bit write by using a serial programmer or selecting protect enabled for writing shipment by Renesas Technology corp., reading or writing from/to QzROM is disabled by a serial programmer.

As for the QzROM product in blank, the ROM code is protected by selecting the protect bit write at ROM writing with a serial programmer.

As for the QzROM product shipped after writing, whether the ROM code protect is used or not can be selected as ROM option setup ("MASK option" written in the mask file converter) when ordering.




Fig 21. ROM map of M3455AGC




Fig 22. Page 1 (addresses 008016 to 00FF16) structure

DATA MEMORY (RAM)

1 word of RAM is composed of 4 bits, but 1-bit manipulation (with the SB j, RB j, and SZB j instructions) is enabled for the entire memory area. A RAM address is specified by a data pointer. The data pointer consists of registers Z, X, and Y. Set a value to the data pointer certainly when executing an instruction to access RAM (also, set a value after system returns from power down mode).

RAM includes the area for LCD.

When writing "1" to a bit corresponding to displayed segment, the segment is turned on.

Table 9 shows the RAM size. Figure 23 shows the RAM map.

Note

Register Z of data pointer is undefined after system is released from reset.

Also, registers Z, X and Y are undefined in power down mode. After system is returned from the power down mode, set these registers.

Table 9 RAM size and pages

Part number	RAM size					
M3455AG8	512 words × 4 bits (2049 bits)					
M3455AGC	512 words × 4 bits (2048 bits)					

RAM 512 words × 4 bits (2048 bits)

	Register Z					0									1				
	Register X	0	1	2	3		12	13	14	15	0	1	2	3		12	13	14	15
	0																		
	1																		
	2																		
	3																		
	4																		
	5																		
>	6																		
	7																		
Register	8															0	8	16	24
~	9															1	9	17	25
	10															2	10	18	26
	11															3	11	19	27
	12															4	12	20	28
	13															5	13	21	29
	14															6	14	22	30
	15															7	15	23	31

Note: The numbers in the shaded area indicate the corresponding segment output pin numbers.

Fig 23. RAM map

INTERRUPT FUNCTION

The interrupt type is a vectored interrupt branching to an individual address (interrupt address) according to each interrupt source. An interrupt occurs when the following 3 conditions are satisfied

- An interrupt activated condition is satisfied (request flag = "1")
- Interrupt enable bit is enabled ("1")
- Interrupt enable flag is enabled (INTE = "1")

Table 10 shows interrupt sources. (Refer to each interrupt request flag for details of activated conditions.)

(1) Interrupt enable flag (INTE)

The interrupt enable flag (INTE) controls whether the every interrupt enable/disable. Interrupts are enabled when INTE flag is set to "1" with the EI instruction and disabled when INTE flag is cleared to "0" with the DI instruction. When any interrupt occurs, the INTE flag is automatically cleared to "0," so that other interrupts are disabled until the EI instruction is executed.

(2) Interrupt enable bit

Use an interrupt enable bit of interrupt control registers V1 and V2 to select the corresponding interrupt or skip instruction.

Table 11 shows the interrupt request flag, interrupt enable bit and skip instruction.

Table 12 shows the interrupt enable bit function.

(3) Interrupt request flag

When the activated condition for each interrupt is satisfied, the corresponding interrupt request flag is set to "1." Each interrupt request flag except the voltage drop detection circuit interrupt request flag is cleared to "0" when either;

- an interrupt occurs, or
- a skip instruction is executed.

The voltage drop detection circuit interrupt request flag cannot be cleared to "0" at the state that the activated condition is satisfied.

Each interrupt request flag is set when the activated condition is satisfied even if the interrupt is disabled by the INTE flag or its interrupt enable bit. Once set, the interrupt request flag retains set until a clear condition is satisfied.

Accordingly, an interrupt occurs when the interrupt disable state is released while the interrupt request flag is set.

If more than one interrupt request flag is set when the interrupt disable state is released, the interrupt priority level is as follows shown in Table 10.

Table 10 Interrupt sources

Priority	Interrup	t source	Interrupt address	
level	Interrupt name	Activated condition		
1	External 0	Level change of	Address 0	
	interrupt	INT0 pin	in page 1	
2	Timer 1 interrupt	Timer 1	Address 4	
		underflow	in page 1	
3	Timer 2 interrupt	Timer 2	Address 6	
		underflow	in page 1	
4	Timer 3 interrupt	Timer 3	Address 8	
		underflow	in page 1	

Table 11 Interrupt request flag, interrupt enable bit and skip instruction

Interrupt name	Interrupt request flag	Skip instruction	Interrupt enable bit
External 0 interrupt	EXF0	SNZ0	V10
Timer 1 interrupt	T1F	SNZT1	V12
Timer 2 interrupt	T2F	SNZT2	V13
Timer 3 interrupt	T3F	SNZT3	V20

Table 12 Interrupt enable bit function

Ī	Interrupt enable bit	Occurrence of interrupt	Skip instruction
	1	Enabled	Invalid
Ī	0	Disabled	Valid

(4) Internal state during an interrupt

The internal state of the microcomputer during an interrupt is as follows (Figure 25).

- Program counter (PC)
 - An interrupt address is set in program counter. The address to be executed when returning to the main routine is automatically stored in the stack register (SK).
- Interrupt enable flag (INTE) INTE flag is cleared to "0" so that interrupts are disabled.
- · Interrupt request flag Only the request flag for the current interrupt source is cleared to "0".
- Data pointer, carry flag, skip flag, registers A and B The contents of these registers and flags are stored automatically in the interrupt stack register (SDP).

(5) Interrupt processing

When an interrupt occurs, a program at an interrupt address is executed after branching a data store sequence to stack register. Write the branch instruction to an interrupt service routine at an interrupt address. Use the RTI instruction to return from an interrupt service routine.

Interrupt enabled by executing the EI instruction is performed after executing 1 instruction (just after the next instruction is executed). Accordingly, when the EI instruction is executed just before the RTI instruction, interrupts are enabled after returning the main routine. (Refer to Figure 24)




Fig 24. Program example of interrupt processing




Fig 25. Internal state when interrupt occurs




Fig 26. Interrupt system diagram

(6) Interrupt control registers

• Interrupt control register V1

Interrupt enable bits of external 0, timer 1 and timer 2 are assigned to register V1. Set the contents of this register through register A with the TV1A instruction. The TAV1 instruction can be used to transfer the contents of register V1 to register A.

• Interrupt control register V2

The timer 3 interrupt enable bit are assigned to register V2. Set the contents of this register through register A with the TV2A instruction. The TAV2 instruction can be used to transfer the contents of register V2 to register A.

Table 13 Interrupt control registers

	Interrupt control register V1		at reset : 00002	at power down : 00002	R/W TAV1/TV1A		
\/10	V13 Timer 2 interrupt enable bit		Interrupt disabled (SNZT2 instruction is valid)			
V 13			Interrupt enabled (S	Interrupt enabled (SNZT2 instruction is invalid)			
V12	V/10 Timer 1 interrupt enable hit		Interrupt disabled (SNZT1 instruction is valid)				
V 12	Timer 1 interrupt enable bit	1	Interrupt enabled (SNZT1 instruction is invalid)				
V11	Not used	0	This bit has no function, but read/write is enabled.				
VII	Not used	1					
V10	External Cinterrupt anable hit	0	Interrupt disabled (SNZ0 instruction is valid)				
V 10 External o interrupt enabl	External 0 interrupt enable bit	1	Interrupt enabled (S	SNZ0 instruction is invalid)			

Interrupt control register V2		at reset : 00002		at power down : 00002	R/W TAV2/TV2A		
V23	Not used	0	This bit has no fund	on, but read/write is enabled.			
		0					
V22	V22 Not used	1	This bit has no function, but read/write is enabled.				
V21	Not used	0	This bit has no function, but read/write is enabled.				
			,				
V20	Timer 3 interrupt enable bit	0	Interrupt disabled (SNZT3 instruction is valid)				
1 4 20 11	Timor o interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)				

Note 1. "R" represents read enabled, and "W" represents write enabled.

(7) Interrupt sequence

Interrupts occur only when the respective INTE flag, interrupt enable bits (V10, V12, V13, V30), and interrupt request flag are set to "1." The interrupt occurs two or three cycles after the cycle where all the above three conditions are satisfied.

The interrupt occurs after three machine cycles if instructions other than one-cycle instruction are executed when the conditions are satisfied (Refer to Figure 27).




Fig 27. Interrupt sequence

Page 26 of 146

EXTERNAL INTERRUPTS

The 455A Group has the external 0 interrupt. An external interrupt request occurs when a valid waveform is input to an interrupt input pin (edge detection).

The external interrupt can be controlled with the interrupt control register I1.

Table 14 External interrupt activated conditions

Name	Input pin	Activated condition	Valid waveform selection bit
External 0 interrupt	D5/INT	When the next waveform is input to D₅/INT pin • Falling waveform ("H" → "L") • Rising waveform ("L" → "H") • Both rising and falling waveforms	111 112




Fig 28. External interrupt circuit structure

(1) External 0 interrupt request flag (EXF0)

External 0 interrupt request flag (EXF0) is set to "1" when a valid waveform is input to D5/INT pin.

The valid waveforms causing the interrupt must be retained at their level for 4 clock cycles or more of the system clock (Refer to Figure 27).

The state of EXF0 flag can be examined with the skip instruction (SNZ0). Use the interrupt control register V1 to select the interrupt or the skip instruction. The EXF0 flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with the skip instruction.

- External 0 interrupt activated condition
 - External 0 interrupt activated condition is satisfied when a valid waveform is input to D5/INT pin.
 - The valid waveform can be selected from rising waveform, falling waveform or both rising and falling waveforms. An example of how to use the external 0 interrupt is as follows.
- (1) Set the bit 3 of register I1 to "1" for the INT pin to be in the input enabled state.
- (2) Select the valid waveform with the bits 1 and 2 of register I1.
- (3) Clear the EXF0 flag to "0" with the SNZ0 instruction.
- (4) Set the NOP instruction for the case when a skip is performed with the SNZ0 instruction.
- (5) Set both the external 0 interrupt enable bit (V10) and the INTE flag to "1."

The external 0 interrupt is now enabled. Now when a valid waveform is input to the D5/INT pin, the EXF0 flag is set to "1" and the external 0 interrupt occurs.

(2) External interrupt control registers

(1) Interrupt control register I1

Register I1 controls the valid waveform for the external 0 interrupt. Set the contents of this register through register A with the TI1A instruction. The TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 15 External interrupt control register

	Interrupt control register I1		at reset: 00002	at power down : state retained	R/W TAI1/TI1A			
113	IA INT a la la contra de la la la (Alata O)		INT pin input disabl	INT pin input disabled				
113	INT pin input control bit (Note 2)	1	INT pin input enable	ed				
Interrupt valid wa	Interrupt valid waveform for INT pin/	0	0 Falling waveform ("L" level of INT pin is recognized with the instruction)/"L" level					
112	return level selection bit (Note 2)	1	Rising waveform instruction)/"H" leve	("H" level of INT pin is recognized	d with the SNZIO			
l1 ₁	INT pip adds detection circuit central bit	0	One-sided edge detected					
1111	INT pin edge detection circuit control bit	1	Both edges detected					
110	INT pin timer 1 count start synchronous cir-	0	Timer 1 count start synchronous circuit not selected					
110	cuit selection bit	1	Timer 1 count start synchronous circuit selected					

Note 1."R" represents read enabled, and "W" represents write enabled.

Note 2. When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set.

(3) Notes on interrupts

- (1) Bit 3 of register I1
 - When the input of the INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 29.) and then, change the bit 3 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2)

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure 29.).




Fig 29. External 0 interrupt program example-1

(2) Bit 3 of register I1

When the bit 3 of register I1 is cleared to "0", the power down mode is selected and the input of INT pin is disabled, be careful about the following notes.

• When the INT pin input is disabled (register I13 = "0"), set the key-on wakeup of INT pin to be invalid (register K20 = "0") before system enters to power down mode. (refer to (1) in Figure 30.).

```
LA 0
             : (×××02)
TK2A
             ; INT0 key-on wakeup disabled .....(1)
DI
EPOF
POF2
             ; RAM back-up
x: these bits are not used here.
```

Fig 30. External 0 interrupt program example-2

(3) Bit 2 of register I1

When the interrupt valid waveform of the INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.

• Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 31.) and then, change the bit 2 of register I1 is changed.

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2) in Figure 31.).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure




Fig 31. External 0 interrupt program example-3

TIMERS

The 455A Group has the following timers.

• Programmable timer

The programmable timer has a reload register and enables the frequency dividing ratio to be set. It is decremented from a setting value n. When it underflows (count to n+1), a timer interrupt request flag is set to "1," new data is loaded from the reload register, and count continues (auto-reload function).

• Fixed dividing frequency timer

The fixed dividing frequency timer has the fixed frequency dividing ratio (n). An interrupt request flag is set to "1" after every n count of a count pulse.




Fig 32. Auto-reload function

The 455A Group timer consists of the following circuits.

- Prescaler : 8-bit programmable timer
- Timer 1 : 8-bit programmable timer
- Timer 2 : 8-bit programmable timer
- Timer 3: 16-bit fixed frequency timer
- Timer LC: 4-bit programmable timer
- Watchdog timer: 16-bit fixed frequency timer

(Timers 1, 2 and 3 have the interrupt function, respectively)

Prescaler, timer 1, timer 2, timer 3 and timer LC can be controlled with the timer control registers PA and W1 to W5. The watchdog timer is a free counter which is not controlled with the control register.

Each function is described below.

Table 16 Function related timers

Circuit	Structure	Count source	Frequency dividing ratio	Use of output signal	Control register
Prescaler	8-bit programmable binary down counter	Instruction clock (INSTCK)	1 to 256	Timer 1 count source Timer 2 count source Timer 3 count source	PA
Timer 1	8-bit programmable binary down counter (link to INT input) (carrier wave output auto- control function)	PWM signal (PWMOUT) Prescaler output (ORCLK) Timer 3 underflow (T3UDF) CNTR input	1 to 256	CNTR output control Timer 1 interrupt	W1 W4
Timer 2	8-bit programmable binary down counter (with carrier wave generation function)	XIN input Prescaler output divided by 2 (ORCLK/2)	1 to 256	Timer 1 count source CNTR output Timer 2 interrupt	W2 W4
Timer 3	16-bit fixed dividing frequency	XCIN input Prescaler output (ORCLK) High-speed on-chip oscillator (f(HSOCO)) Low-speed on-chip oscillator (f(LSOCO))	512 1024 2048 4096 8192 16384 32768 65536	Timer 1 count source Timer LC count source Timer 3 interrupt	W3 W5
Timer LC	4-bit programmable binary down counter	Bit 4 of timer 3 (T34) System clock (STCK)	1 to 16	LCD clock	W4
Watchdog timer	16-bit fixed dividing frequency	Instruction clock (INSTCK)	65536	System reset (counting twice) Decision of flag WDF1	-




Fig 33. Timers structure (1)




Fig 34. Timers structure (2)

Table 17 Timer control registers

	Timer control register PA		at reset : 02	at power down : 02	W TPAA
PA ₀	DA - Dunnaley control hit		Stop (state retained)	
PA0 Prescaler control bit	Prescaler control bit	1	Operating		

Timer control register W1		at reset : 0		eset: 00002	at power down : state retained	R/W TAW1/TW1A
W13	Timer 1 count auto-stop circuit selection bit	0	Time	r 1 count auto-stop	circuit not selected	
VV 13	(Note 2)		Time	r 1 count auto-stop	circuit selected	
W12	Timer 1 control bit	0 Stop (state retain		(state retained)		
VVIZ	VV12 Timer 1 control bit		Oper	Operating		
			W10		Count source	
W11		0	0	0 PWM signal (PWMOUT)		
	Timer 1 count source selection bits (Note 3)	0 1 Prescaler output (ORCLK)		Prescaler output (ORCLK)	
W10		1	0	Timer 3 underflow signal (T3UDF)		
VV10		1	1	CNTR input		

	Timer control register W2		at reset : 00002	at power down : 00002	R/W TAW2/TW2A		
W23	WO. CNITD min from sting constraints		CNTR pin output invalid				
VVZ3	W23 CNTR pin function control bit	1	CNTR pin output valid	CNTR pin output valid			
W22	PWM signal		PWM signal "H" interval expansion function invalid				
VVZ2	"H" interval expansion function control bit	1	PWM signal "H" interval expansion function valid				
W21	Timer 2 control bit	0	Stop (state retained)				
VVZ1	Timer 2 Control bit	1	Operating				
\\/2°	W20 Timer 2 count source selection bit	0	XIN input				
VV20		1	Prescaler output (ORCLK)/2				

Timer control register W3		at reset : (et: 00002	at power down : state retained	R/W TAW3/TW3A
W33	Timer 3 control bit	0	Stop (initial state)		
VV 33	Time: 3 control bit	1	Opera	ting		
			/31 W30		Count value	
W32		000		Underflow every 512 count		
		001		Underflow every 1024 count		
		010		Underflow every 2048 count		
W31	Timer 3 count value selection bits	011		Underflow every 4096 count		
		100		Underflow every 8192 count		
		101		Underflow every 16384 count		
W30		110		Underflow every 32768 count		
		111		Underflow every 65536 count		

Timer control register W4		at reset : 00002		at power down : state retained	R/W TAW4/TW4A
W43	Timer LC control bit	0	Stop (state retained)		
		1	Operating		
W42	Timer LC count source selection bit	0	Bit 4 (T34) of timer 3		
		1	System clock (STCK)		
W41	CNTR pin output auto-control circuit selection bit	0	CNTR output auto-control circuit not selected		
		1	CNTR output auto-control circuit selected		
W40	CNTR pin input count edge selection bit	0	Falling edge		
		1	Rising edge		

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. This function is valid only when the timer 1 control start synchronous circuit is selected (I10 ="1").

Note 3. Port C output is invalid when CNTR input is selected for the timer 1 count source.

Timer control register W5		at reset : 00002		et: 00002	at power down : state retained	R/W TAW5/TW5A	
MEO	W53 Not used		0 This bit has no function, but read/write is enabled.				
VV33			This bit has no function, but read/write is enabled.				
\M5a	W52 Not used		This	bit has no fund	tion, but read/write is enabled.		
VV32			This	bit has no fund	tion, but read/write is enabled.		
W51		W51	W52	Count source			
VVS1		0	0	XCIN input			
	Timer 3 count source selection bits		1	ORCLK input			
W50		1	0	Low-speed on-chip oscillator			
		1	1	High-speed on-chip oscillator			

(1) Timer control registers

· Timer control register PA

Register PA controls the count operation of prescaler. Set the contents of this register through register A with the TPAA instruction.

• Timer control register W1

Register W1 controls the count operation and count source of timer 1, and timer 1 count auto-stop circuit. Set the contents of this register through register A with the TW1A instruction. The TAW1 instruction can be used to transfer the contents of register W1 to register A.

· Timer control register W2

Register W2 controls the count operation and count source of timer 2, CNTR pin output, and extension function of PWM signal "H" interval. Set the contents of this register through register A with the TW2A instruction. The TAW2 instruction can be used to transfer the contents of register W2 to register A.

• Timer control register W3

Register W3 controls the count operation and count value of timer 3. Set the contents of this register through register A with the TW3A instruction. The TAW3 instruction can be used to transfer the contents of register W3 to register A.

• Timer control register W4

Register W4 controls the input count edge of CNTR pin, CNTR1 pin output auto-control circuit. Set the contents of this register through register A with the TW4A instruction. The TAW4 instruction can be used to transfer the contents of register W4 to register A.

• Timer control register W5

Register W5 controls the count source of timer 3. Set the contents of this register through register A with the TW5A instruction. The TAW5A instruction can be used to transfer the contents of register W5 to register A.

(2) Prescaler

Prescaler is an 8-bit binary down counter with the prescaler reload register PRS. Data can be set simultaneously in prescaler and the reload register RPS with the TPSAB instruction. Data can be read from reload register RPS with the TABPS instruction.

Stop counting and then execute the TPSAB or TABPS instruction to read or set prescaler data.

Prescaler starts counting after the following process;

- (1) set data in prescaler, and
- (2) set the bit 0 of register PA to "1."

When a value set in reload register RPS is n, prescaler divides the count source signal by n + 1 (n = 0 to 255).

Count source for prescaler can be selected the instruction clock (INSTCK).

Once count is started, when prescaler underflows (the next count pulse is input after the contents of prescaler becomes "0"), new data is loaded from reload register RPS, and count continues (auto-reload function).

The output signal (ORCLK) of prescaler can be used for timer 1, 2 and 3 count sources.

(3) Timer 1 (interrupt function)

Timer 1 is an 8-bit binary down counter with a timer 1 reload register (R1). Data can be set simultaneously in timer 1 and the reload register R1 with the T1AB instruction. Data can be read from timer 1 with the TAB1 instruction.

Stop counting and then execute the T1AB or TAB1 instruction to read or set timer 1 data.

When executing the TR1AB instruction to set data to reload register R1 while timer 1 is operating, avoid a timing when timer 1 underflows.

Timer 1 starts counting after the following process;

- (1) set data in timer 1
- (2) set count source by bit 0 and 1 of register W1, and
- (3) set the bit 2 of register W1 to "1."

When a value set in reload register R1 is n, timer 1 divides the count source signal by n + 1 (n = 0 to 255).

Once count is started, when timer 1 underflows (the next count pulse is input after the contents of timer 1 becomes "0"), the timer 1 interrupt request flag (T1F) is set to "1," new data is loaded from reload register R1, and count continues (auto-reload

The INT pin input can be used as the start trigger for timer 1 count operation by setting "1" in bit 0 of interrupt control register

Also, in this time, the auto-stop function by timer 1 underflow can be performed by setting the bit 3 of register W1 to "1."

(4) Timer 2 (interrupt function)

Timer 2 is an 8-bit binary down counter with two timer 2 reload register (R2L, R2H). Data can be set simultaneously in timer 2 and the reload register R2L with the T2AB instruction. Data can be set in the reload register R2H with the T2HAB instruction. The contents of reload register R2L set with the T2AB instruction can be set to timer 2 again with the T2R2L instruction. Data can be read from timer 2 with the TAB2

Stop counting and then execute the T2AB or TAB2 instruction to read or set timer 2 data.

When executing the T2HAB instruction to set data to reload register R2H while timer 2 is operating, avoid a timing when timer 2 underflows.

Timer 2 starts counting after the following process;

- (1) set data in timer 2
- (2) set count source by bit 0 of register W2, and
- (3) set the bit 1 of register W2 to "1."

When a value set in reload register R2L is n and R2H is m, timer 2 divides the count source signal by n + 1 or m + 1 (n = 0 to 255, m = 0 to 255).

Once count is started, when timer 2 underflows (the next count pulse is input after the contents of timer 2 becomes "0"), the timer 2 interrupt request flag (T2F) is set to "1," new data is loaded from reload register R2L, and count continues (autoreload function).

When bit 3 of register W2 is set to "1", timer 2 reloads data from reload register R2L and R2H alternately each underflow.

Timer 2 generates the PWM signal (PWMOUT) of the "L" interval set as reload register R2L, and the "H" interval set as reload registerR2H. The PWM signal (PWMOUT) is output from CNTR pin. When bit 2 of register W2 is set to "1" at this time, the interval (PWM signal "H" interval) set to reload register R2H for the counter of timer 2 is extended for a half period of count source.

In this case, when a value set in reload register R2H is m, timer 2 divides the count source signal by n + 1.5 (m = 1 to 255).

When this function is used, set "1" or more to reload register

When bit 1 of register W4 is set to "1", the PWM signal output to CNTR pin is switched to valid/invalid each timer 1 underflow. However, when timer 1 is stopped (bit 2 of register W1 is cleared to "0"), this function is canceled.

Even when bit 1 of a register W2 is cleared to "0" in the "H" interval of PWM signal, timer 2 does not stop until it next timer 2

When clearing bit 1 of register W2 to "0" to stop timer 2, avoid a timing when timer 2 underflows.

(5) Timer 3 (interrupt function)

Timer 3 is a 16-bit binary down counter.

Timer 3 starts counting after the following process;

- (1) set count value by bits 0, 1 and 2 of register W3,
- (2) set count source by bit 0 and 1 of register W5, and
- (3) set the bit 3 of register W3 to "1."

Once count is started, when timer 3 underflows (the set count value is counted), the timer 3 interrupt request flag (T3F) is set to "1," and count continues.

Bit 4 of timer 3 can be used as the timer LC count source for the LCD clock generating.

When bit 3 of register W3 is cleared to "0", timer 3 is initialized to "FFFF16" and count is stopped.

Timer 3 can be used as the counter for clock because it can be operated at clock operating mode (POF instruction execution). When timer 3 underflow occurs at clock operating mode, system returns from the power down state.

When operating timer 3 during clock operating mode, set 1 cycle or more of count source to the following period; from setting bit 3 of register W3 to "1" till executing the POF instruction.

(6) Timer LC

Timer LC is a 4-bit binary down counter with the timer LC reload register (RLC). Data can be set simultaneously in timer LC and the reload register (RLC) with the TLCA instruction. Data cannot be read from timer LC. Stop counting and then execute the TLCA instruction to set timer LC data.

Timer LC starts counting after the following process;

- (1) set data in timer LC,
- (2) select the count source with the bit 2 of register W4, and
- (3) set the bit 3 of register W4 to "1."

When a value set in reload register RLC is n, timer LC divides the count source signal by n + 1 (n = 0 to 15).

Once count is started, when timer LC underflows (the next count pulse is input after the contents of timer LC becomes "0"), new data is loaded from reload register RLC, and count continues (auto-reload function).

Timer LC underflow signal divided by 2 can be used for the LCD

(7) Timer input/output pin (C/CNTR pin)

CNTR pin is used to input the timer 1 count source and output the PWM signal generated by timer 2. The selection of CNTR output signal can be controlled by bit 3 of register W2.

When the PWM signal is output from C/CNTR pin, set "0" to the output latch of port C.

When the CNTR input is selected for timer 1 count source, timer 1 counts the waveform of CNTR input selected by bit 0 of register W4. Also, when the CNTR input is selected, the output of port C is invalid (high-impedance state).

(8) Timer interrupt request flags (T1F, T2F, T3F)

Each timer interrupt request flag is set to "1" when each timer underflows. The state of these flags can be examined with the skip instructions (SNZT1, SNZT2, SNZT3).

Use the interrupt control register V1, V2 to select an interrupt or a skip instruction.

An interrupt request flag is cleared to "0" when an interrupt occurs or when the next instruction is skipped with a skip

(9) Count start synchronization circuit (timer 1)

Timer 1 has the count start synchronous circuit which synchronizes the input of INT pin, and can start the timer count operation.

Timer 1 count start synchronous circuit function is selected by setting the bit 0 of register I1 to "1" and the control by INT pin input can be performed.

When timer 1 count start synchronous circuit is used, the count start synchronous circuit is set, the count source is input to timer by inputting valid waveform to INT pin.

The valid waveform of INT pin to set the count start synchronous circuit is the same as the external interrupt activated condition.

Once set, the count start synchronous circuit is cleared by clearing the bit I10 to "0" or system reset.

However, when the count auto-stop circuit is selected, the count start synchronous circuit is cleared (auto-stop) at the timer 1 underflow.

(10)Count auto-stop circuit (timer 1)

Timer 1 has the count auto-stop circuit which is used to stop timer 1 automatically by the timer 1 underflow when the count start synchronous circuit is used.

The count auto-stop circuit is valid by setting the bit 3 of register W1 to "1". It is cleared by the timer 1 underflow and the count source to timer 1 is stopped.

This function is valid only when the timer 1 count start synchronous circuit is selected.

(11) Precautions

• Prescaler

Stop prescaler counting and then execute the TABPS instruction to read its data.

Stop prescaler counting and then execute the TPSAB instruction to write data to prescaler.

· Timer count source

Stop timer 1, 2, 3 or LC counting to change its count source.

• Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

· Writing to the timer

Stop timer 1, 2 or LC counting and then execute the T1AB, T2AB, T2R2L or TLCA instruction to write data to timer.

· Writing to reload register

In order to write a data to the reload register R1 while the timer 1 is operating, execute the TR1AB instruction except a timing of the timer 1 underflow.

In order to write a data to the reload register R2H while the timer 2 is operating, execute the T2HAB instruction except a timing of the timer 3 underflow.

· PWM signal

If the timer 2 count stop timing and the timer 2 underflow timing overlap during output of the PWM signal, a hazard may occur in the PWM output waveform.

When "H" interval expansion function of the PWM signal is used, set "1" or more to reload register R2H.

Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.

• Timer 3

Stop timer 3 counting to change its count source.

When operating timer 3 during clock operating mode, set 1 cycle or more of count source to the following period; from setting bit 3 of register W3 to "1" till executing the POF instruction.

 Prescaler and timer 1 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) in Figure 35 after prescaler and timer operations start (1) in Figure 35.

Time to first underflow (3) in Figure 35 is shorter (for up to 1 period of the count source) than time among next underflow (4) in Figure 35 by the timing to start the timer and count source operations after count starts.

When selecting CNTR input as the count source of timer 1, timer 1 operates synchronizing with the falling edge of CNTR input.




Fig 35. Timer count start timing and count time when operation starts

 Timer 2 and Timer LC count start timing and count time when operation starts

Count starts from the rising edge (2) after the first falling edge of the count source, after Timer 2 and Timer LC operations start (1).

Time to first underflow (3) is different from time among next underflow (4) by the timing to start the timer and count source operations after count starts.




Fig 36. Timer count start timing and count time when operation starts (Timer 2 and Timer LC)




Fig 37. Timer 2 operation example




Fig 38. CNTR output auto-control function by timer 1




Fig 39. Timer count start/stop timing

WATCHDOG TIMER

Watchdog timer provides a method to reset the system when a program run-away occurs. Watchdog timer consists of timer WDT(16-bit binary counter), watchdog timer enable flag (WEF), and watchdog timer flags (WDF1, WDF2).

The timer WDT downcounts the instruction clocks (INSTCK) as the count source from "FFFF16" after system is released from reset.

After the count is started, when the timer WDT underflow occurs (after the count value of timer WDT reaches "000016," the next count pulse is input), the WDF1 flag is set to "1." If the WRST instruction is never executed until the timer WDT underflow occurs (until timer WDT counts 65534), WDF2 flag is set to "1," and the RESET pin outputs "L" level to reset the microcomputer. Execute the WRST instruction at each period of 65534 machine cycle or less by software when using watchdog timer to keep the microcomputer operating normally.

When the WEF flag is set to "1" after system is released from reset, the watchdog timer function is valid.


When the DWDT instruction and the WRST instruction are executed continuously, the WEF flag is cleared to "0" and the watchdog timer function is invalid.

The WEF flag is set to "1" at system reset or RAM back-up mode.

The WRST instruction has the skip function. When the WRST instruction is executed while the WDF1 flag is "1", the WDF1 flag is cleared to "0" and the next instruction is skipped.

When the WRST instruction is executed while the WDF1 flag is "0", the next instruction is not skipped.

The skip function of the WRST instruction can be used even when the watchdog timer function is invalid.



- (1) After system is released from reset (= after program is started), timer WDT starts count down.
- (2) When timer WDT underflow occurs, WDF1 flag is set to "1."
- (3) When the WRST instruction is executed while the WDF1 flag is "1", WDF1 flag is cleared to "0," the next instruction is skipped.
- (4) When timer WDT underflow occurs while WDF1 flag is "1," WDF2 flag is set to "1" and the watchdog reset signal is output.
- (5) The output transistor of RESET pin is turned "ON" by the watchdog reset signal and system reset is executed.

Note: The number of count is equal to the number of machine cycle because the count source of watchdog timer is the instruction clock.

Fig 40. Watchdog timer function

When the watchdog timer is used, clear the WDF1 flag at the period of 65534 machine cycles or less with the WRST instruction.

When the watchdog timer is not used, execute the DWDT instruction and the WRST instruction continuously (refer to Figure 41).

The watchdog timer is not stopped with only the DWDT instruction.

The contents of WDF1 flag and timer WDT are initialized at the power down mode.

When using the watchdog timer and the power down mode, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the power down mode. Also, set the NOP instruction after the WRST instruction, for the case when a skip is performed with the WRST instruction (refer to Figure 42).

```
WRST; WDF1 flag cleared

DI
DWDT; Watchdog timer function enabled/disabled
WRST; WEF and WDF1 flags cleared
```

Fig 41. Program example to start/stop watchdog timer




Fig 42. Program example when using the watchdog

LCD FUNCTION

The 455A Group has an LCD (Liquid Crystal Display) controller/ driver. When data are set in LCD RAM and timer LC, LCD control registers (L1, L2, L3, C1, C2, C3), and timer control registers (W3, W4), the LCD controller/driver automatically reads the display data and controls the LCD display by setting duty and bias.

4 common signal output pins and 32 segment signal output pins can be used to drive the LCD. By using these pins, up to 128 pixels (when internal power, 1/4 duty and 1/3 bias are selected) can be controlled to display. When using the external input, set necessary pins with the LCD control register 2 and apply the proper voltage to the pins.

The LCD power input pins (VLC3–VLC1) are also used as pins SEG0–SEG2. When SEG0 is selected, the internal power (VDD) is used for the LCD power.

(1) Duty and bias

There are 3 combinations of duty and bias for displaying data on the LCD. Use bits 0 and 1 of LCD control register (L1) to select the proper display method for the LCD panel being used.

- 1/2 duty, 1/2 bias
- 1/3 duty, 1/3 bias
- 1/4 duty, 1/3 bias

Table 18 Duty and maximum number of displayed pixels

Duty	Maximum number of displayed pixels	Used COM pins
1/2	64 pixels	COM ₀ , COM ₁ (Note)
1/3	96 pixels	COM ₀ -COM ₂ (Note)
1/4	128 pixels	СОМ0-СОМ3

Note. Leave unused COM pins open.




Fig 43. LCD controller/driver

(2) LCD clock control

The LCD clock is determined by the timer LC setting value and timer LC count source.

After setting data to timer LC, timer LC starts counting by setting count source with bit 2 of register W4 and setting bit 3 of register W4 to "1."

Accordingly, the frequency (F) of the LCD clock is obtained by the following formula. Numbers ((1) to (3)) shown below the formula correspond to numbers in Figure 44, respectively.

• When using the system clock (STCK) as timer LC count source (W42="1")

$$F = STCK \times \frac{1}{LC+1} \times \frac{1}{2}$$

$$(1) \qquad (2) \qquad (3)$$
[LC: 0 to 15]

• When using the bit 4 of timer 3 as timer LC count source

$$F = T34 \times \frac{1}{LC+1} \times \frac{1}{2}$$

$$(1) \qquad (2) \qquad (3)$$
[LC: 0 to 15]

The frame frequency and frame period for each display method can be obtained by the following formula:

Frame frequency =
$$\frac{F}{n}$$
 (Hz)

Frame frequency =
$$\frac{n}{F}$$
 (Hz)

F: LCD clock frequency 1/n: Duty




Fig 44. LCD clock control circuit structure

(3) LCD RAM

RAM contains areas corresponding to the liquid crystal display. When "1" is written to this LCD RAM, the display pixel corresponding to the bit is automatically displayed.

Z		1														
Х		1	2			13				14			15			
Y bit	3	2	1	0	3	2	1	0	3	2	1	0	3	2	1	0
8	SEG ₀	SEG ₀	SEG ₀	SEG ₀	SEG8	SEG8	SEG8	SEG8	SEG ₁₆	SEG ₁₆	SEG ₁₆	SEG ₁₆	SEG24	SEG24	SEG ₂₄	SEG ₂
9	SEG ₁	SEG ₁	SEG ₁	SEG ₁	SEG ₉	SEG ₉	SEG ₉	SEG ₉	SEG ₁₇	SEG ₁₇	SEG ₁₇	SEG ₁₇	SEG ₂₅	SEG ₂₅	SEG ₂₅	SEG ₂
10	SEG ₂	SEG ₂	SEG ₂	SEG ₂	SEG ₁₀	SEG ₁₀	SEG ₁₀	SEG ₁₀	SEG ₁₈	SEG ₁₈	SEG ₁₈	SEG ₁₈	SEG ₂₆	SEG ₂₆	SEG ₂₆	SEG ₂
11	SEG3	SEG ₃	SEG ₃	SEG3	SEG ₁₁	SEG ₁₁	SEG ₁₁	SEG ₁₁	SEG ₁₉	SEG ₁₉	SEG ₁₉	SEG ₁₉	SEG27	SEG27	SEG27	SEG ₂
12	SEG ₄	SEG ₄	SEG ₄	SEG ₄	SEG ₁₂	SEG ₁₂	SEG ₁₂	SEG ₁₂	SEG ₂₀	SEG ₂₀	SEG ₂₀	SEG ₂₀	SEG ₂₈	SEG28	SEG ₂₈	SEG ₂
13	SEG ₅	SEG ₅	SEG ₅	SEG ₅	SEG ₁₃	SEG ₁₃	SEG ₁₃	SEG ₁₃	SEG21	SEG21	SEG ₂₁	SEG ₂₁	SEG29	SEG29	SEG ₂₉	SEG ₂
14	SEG ₆	SEG ₆	SEG ₆	SEG ₆	SEG ₁₄	SEG ₁₄	SEG ₁₄	SEG ₁₄	SEG22	SEG22	SEG22	SEG22	SEG ₃₀	SEG ₃₀	SEG ₃₀	SEG3
15	SEG ₇	SEG ₇	SEG ₇	SEG ₇	SEG ₁₅	SEG ₁₅	SEG ₁₅	SEG ₁₅	SEG23	SEG23	SEG23	SEG23	SEG31	SEG31	SEG31	SEG3
COM	СОМз	COM ₂	COM ₁	COM ₀	СОМз	COM ₂	COM ₁	COM ₀	СОМз	COM ₂	COM ₁	COM ₀	СОМз	COM ₂	COM ₁	COM

Fig 45. LCD RAM map

(4) LCD drive waveform

When "1" is written to a bit in the LCD RAM data, the voltage difference between common pin and segment pin which correspond to the bit automatically becomes IVLC3l and the display pixel at the cross section turns on.

When returning from reset, and in the RAM back-up mode, a display pixel turns off because every segment output pin and common output pin becomes VLC3 level.




Fig 46. LCD controller/driver structure

(5) LCD power supply circuit

Select the LCD power supply circuit suitable for the using LCD

The LCD power supply circuit is fixed by the followings;

- The internal dividing resistor is controlled by bit 0 of register
- The internal dividing resistor is selected by bit 3 of register L1.
- The bias condition is selected by bits 0 and 1 of register L1.

· Internal dividing resistor

The 4553 Group has the internal dividing resistor for LCD power supply.

When bit 0 of register L2 is set to i0î, the internal dividing resistor is valid. However, when the LCD is turned off by setting bit 2 of register L1 to i0î, the internal dividing resistor is turned off.

The same six resistor (r) is prepared for the internal dividing

According to the setting value of bit 3 of register L1 and using bias condition, the resistor is prepared as follows;

• L13 = "0", 1/3 bias used: $2r \times 3 = 6r$

• L13 = "0", 1/2 bias used: $2r \times 2 = 4r$

• L13 = "1", 1/3 bias used: $r \times 3 = 3r$

• L13 = "1", 1/2 bias used: $r \times 2 = 2r$

• SEG₀/V_{LC3} pin

The selection of SEG0/VLC3 pin function is controlled with the bit 3 of register L2.

When the VLC3 pin function is selected, apply voltage of VLC3 < VDD to the pin externally.

When the SEG0 pin function is selected, VLC3 is connected to VDD internally.

• SEG1/VLC2, SEG2/VLC1 pin

The selection of SEG1/VLC2 pin function is controlled with the bit 2 of register L2.

The selection of SEG2/VLC1 pin function is controlled with the bit 1 of register L2.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is not used, apply voltage of 0 < VLC1 < VLC2 < VLC3 to these pins. Short the VLC2 pin and VLC1 pin at 1/2 bias.

When the VLC2 pin and VLC1 pin functions are selected and the internal dividing resistor is used, the dividing voltage value generated internally is output from the VLC1 pin and VLC2 pin. The VLC2 pin and VLC1 pin have the same electric potential at

When SEG1 and SEG2 pin functions are selected, use the internal dividing resistor (L20 = "0"). In this time, VLC2 and VLC1 are connected to the generated dividing voltage.




Fig 47. LCD power supply circuit example (1/3 bias condition selected)

(6) LCD control register

• LCD control register L1

Register L1 controls duty/bias selection, LCD operation, internal dividing resistor selection. Set the contents of this register through register A with the TL1A instruction. The TAL1 instruction can be used to transfer the contents of register L1.

• LCD control register L2

Register L2 controls internal dividing resistor operation, selection of pin functions; SEG0/VLC3, SEG1/VLC2, SEG2/VLC1. Set the contents of this register through register A with the TL2A instruction.

• LCD control register L3

Register L3 controls selection of pin functions; P20/SEG24 to P23/SEG27. Set the contents of this register through register A with the TL3A instruction.

• LCD control register C1

Register C1 controls selection of pin functions; P00/SEG16 to P03/SEG19. Set the contents of this register through register A with the TC1A instruction.

• LCD control register C2

Register C2 controls selection of pin functions; P10/SEG20 to P13/SEG23. Set the contents of this register through register A with the TC2A instruction.

LCD control register C3

Register C3 controls selection of pin functions; P30/SEG28 to P33/SEG31. The contents of this register through register A with the TC3A instruction.

Table 19 LCD control registers (1)

LCD control register L1		á	at reset : 00002		at power down : state retained		R/W TAL1/TL1A			
L13	Internal dividing resistor for LCD power		2r × 3	2r × 3, 2r × 2						
	supply selection bit (Note 2)	1	r × 3,	r × 3, r × 2						
1.10	L12 LCD control bit	0	Stop	Stop (OFF)						
L 12		1	Opera	Operating						
		L1 ₁	L1		Duty	Bi	as			
L11		0	0	Not available)	Not available				
-	LCD duty and bias selection bits	0	1	1/2		1/2				
L10		1	0	1/3		1/3				
L 10		1	1	1/4		1/3				

	LCD control register L2		at reset : 00002	at power down : state retained	W TL2A		
L23	L23 SEGo/VLc3 pin function switch bit (Note 3)		SEG ₀				
LZ3	3230 VEC3 pili function switch bit (Note 3)	1	VLC3				
L22	LOS CECANOS sis function quitable bit (Note 4)		SEG1				
LZZ	SEG ₁ /V _{LC2} pin function switch bit (Note 4)	1	VLC2				
L21	SECo(// or pip function quitab bit (Note 4)	0	SEG ₂				
LZ1	SEG ₂ /V _{LC1} pin function switch bit (Note 4)	1	VLC1				
1.0-	Internal dividing resistor for LCD power	0	Internal dividing resistor valid				
L20	supply control bit	1	Internal dividing res	Internal dividing resistor invalid			

	LCD control register L3		at reset : 11112	at power down : state retained	W TL3A
1.20	L33 P23/SEG ₂₇ pin function switch bit		SEG27		
LOS			P23		
L32	L32 P22/SEG26 pin function switch bit	0	SEG ₂₆		
L32	P22/3EG26 piir function switch bit	1	P22		
1.24	D24/SECos pin function quitab hit	0	SEG25		
LOT	L31 P21/SEG25 pin function switch bit		P21		
L30	P20/SEG24 pin function switch bit	0	SEG24		
L30	P20/3EG24 piii lundion switch bit	1	P20		

Note 1."R" represents read enabled, and "W" represents write enabled.

Note 2."r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

Note 3.VLc3 is connected to VDD internally when SEG0 pin is selected. Note 4.Use internal dividing resistor when SEG1 and SEG2 pins are selected.

Table 20 LCD control registers (2)

	LCD control register C1		at reset : 11112	at power down : state retained	W TC1A
C12	C13 P03/SEG19 pin function switch bit		SEG ₁₉		
013			P03		
C10	C12 P02/SEG18 pin function switch bit	0	SEG ₁₈		
C12	F02/SEG18 piri furiction switch bit	1	P02		
C1 ₁	P01/SEG17 pin function switch bit	0	SEG ₁₇		
CII	F01/SEG1/ pill function switch bit	1	P01		
C10	C4 - D0-/CEC - nin function quitable		SEG ₁₆		
C10	00/SEG16 pin function switch bit	1	P00		

	LCD control register C2		at reset : 11112	at power down : state retained	W TC2A
C23 P13/SEG23 pin function switch bit		0	SEG23		
023	P13/SEG23 pin function switch bit		P13		
Can	C22 P12/SEG22 pin function switch bit	0	SEG22		
022	F12/SEG22 piii iuriction switch bit	1	P12		
C21	P11/SEG21 pin function switch bit	0	SEG ₂₁		
C21	F11/3EG21 piri function switch bit	1	P11		
C20	P1o/SEG2o pin function switch bit	0	SEG ₂₀		
C 20	10/SEG20 pin function switch bit	1	P00		

	LCD control register C3		at reset : 11112	at power down : state retained	W TC3A
C33 P33/SEG31 pin function switch bit		0	SEG31		
U33	C33 P33/SEG31 pin function switch bit		P33		
Can	C32 P32/SEG30 pin function switch bit	0	SEG ₃₀		
U32		1	P32		
C31	P31/SEG29 pin function switch bit	0	SEG29		
CST	F31/SEG29 pill fullction switch bit	1	P31		
C30	P3a/SEGas pin function switch hit	0	SEG28		
C30	30/SEG28 pin function switch bit	1	P30		

Note 1."R" represents read enabled, and "W" represents write enabled.

RESET FUNCTION

System reset is performed by the followings:

- "L" level is applied to the RESET pin externally,
- System reset instruction (SRST) is executed,
- Reset occurs by watchdog timer,
- Reset occurs by built-in power-on reset
- Reset occurs by voltage drop detection circuit

Then when "H" level is applied to RESET pin, software starts from address 0 in page 0.




Fig 48. Structure of RESET pin and its peripherals

Table 21 Port state at reset

Name	Function	State
D0-D4	D0-D4	High-impedance (Notes 1, 2)
D5/INT	D5	High-impedance (Notes 1, 2)
Xcin/D6, Xcout/D7	Xcin, Xcout	Sub-clock input
P00/SEG16-P03/SEG19	P00-P03	High-impedance (Notes 1, 2, 3)
P10/SEG20-P13/SEG23	P10-P13	High-impedance (Notes 1, 2, 3)
P20/SEG24-P23/SEG27	P20-P23	High-impedance (Notes 1, 2, 3)
P30/SEG28-P33/SEG31	P30-P33	High-impedance (Notes 1, 2, 3)
SEG ₀ /V _{LC3} -SEG ₂ /V _{LC1}	SEG0-SEG2	VLC3 (VDD) level
SEG3-SEG15	SEG3-SEG15	VLC3 (VDD) level
COMo-COM3	COM ₀ -COM ₃	VLC3 (VDD) level
C/CNTR	C/CNTR	"L" (Vss) level

Note 1. Output latch is set to "1." Note 2. The output structure is N-channel open-drain. Note 3. Pull-up transistor is turned OFF.

(1) RESET pin input

System reset is performed certainly by applying "L" level to RESET pin for 1 machine cycle or more when the following condition is satisfied;

the value of supply voltage is the minimum value or more of the recommended operating conditions.




Fig 49. RESET pin input waveform and reset release timing

(2) Power-on reset

Reset can be automatically performed at power on (power-on reset) by the built-in power-on reset circuit. When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100 μ s or less.

If the rising time exceeds 100 μ s, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.

(3) System reset instruction (SRST)

By executing the SRST instruction, "L" level is output to RESET pin and system reset is performed.




Fig 50. Power-on reset operation

(4) Internal state at reset

Figure 51 and 52 shows internal state at reset (they are the same after system is released from reset). The contents of timers, registers, flags and RAM except shown in Figure 51 and 52 are undefined, so set the initial value to them.

Program counter (PC) Address 0 in page 0 is set to program counter.	- 0 0 0 0 0 0 0 0 0 0 0 0 0 0
Interrupt enable flag (INTE)	0 (Interrupt disabled)
Power down flag (P)	0
External 0 interrupt request flag (EXF0)	0
Interrupt control register V1	0 0 0 0 (Interrupt disabled)
Interrupt control register V2	0 0 0 0 (Interrupt disabled)
Interrupt control register I1	
Timer 1 interrupt request flag (T1F)	
Timer 2 interrupt request flag (T2F)	0
Timer 3 interrupt request flag (T3F)	
Watchdog timer flags (WDF1, WDF2)	0
Watchdog timer enable flag (WEF)	1
Timer control register PA	[0] (Prescaler stopped)
Timer control register W1	0 0 0 0 0 (Timer 1 stopped)
Timer control register W2	0 0 0 0 0 (Timer 2 stopped)
•Timer control register W3 ·	0 0 0 0 0 (Timer 3 stopped)
Timer control register W4	0 0 0 0 (Timer LC stopped)
Timer control register W5	
Clock control register MR	
Clock control register RG	1 0 0 0
LCD control register L1	0 0 0 0
LCD control register L2	0 0 0 0
LCD control register L3	1 1 1 1
LCD control register C1	
LCD control register C2	
LCD control register C3	1 1 1 1 1

Fig 51. Internal state at reset (1)

Key-on wakeup control register K0	0 0 0 0	
Key-on wakeup control register K1	0 0 0 0	
Key-on wakeup control register K2	0 0 0 0	
Key-on wakeup control register K3	0 0 0 0	
Pull-up control register PU0	0 0 0 0	
Pull-up control register PU1	0 0 0 0	
Pull-up control register PU2	0 0 0 0	
Pull-up control register PU3	0 0 0 0	
Port output structure control register FR0	0 0 0 0	
Port output structure control register FR1	0 0 0 0	
Port output structure control register FR2	0 0 0 0	
Port output structure control register FR3	0 0 0 0	
High-order bit reference enable flag (UPTF)	0	
Carry flag (CY)		
Register A	0 0 0 0	
Register B	0 0 0 0	
Register D	× × ×	
• Register E X X X X		
Register X	00000	
Register Y	0 0 0 0	
Register Z	× ×	
Stack pointer (SP)	1 1 1	
Operation source clock	High-speed on-chip oscillator (perating)
Ceramic resonator circuit	• , , ,	. 0,
Low-speed on-chip oscillator	Stop	
Quartz-crystal oscillator	Operating	
	"X" represe	nts undefined.

Fig 52. Internal state at reset (2)

VOLTAGE DROP DETECTION CIRCUIT (WITH SKIP JUDGMENT)

The built-in voltage drop detection circuit is used to set the voltage drop detection circuit flag (VDF) or to perform system reset.




Fig 53. Voltage drop detection reset circuit

(1) Operating state of voltage drop detection circuit

The voltage drop detection circuit becomes valid by inputting "H" to the VDCE pin and it becomes invalid by inputting "L." When not executing the SVDE instruction under "H" level of the VDCE pin, the voltage drop detection circuit become invalid in power down state (RAM back-up, clock operating mode). As for this, the voltage drop detection circuit becomes valid at returning from power down, again.

When executing the SVDE instruction under "H" level of the VDCE pin, the voltage drop detection circuit becomes valid in power down state (RAM back-up, clock operating mode).

The state of executing SVDE instruction can be cleared by system reset.

Table 22 Operating state of voltage drop detection circuit

VDCE pin	SVDE instruction	at CPU operating	at power down
"L"	No execute	×	×
L	Execute	×	×
"H"	No execute	0	×
п	Execute	0	0

Note. "O" indicates valid, "x" indicates invalid.

(2) Voltage drop detection circuit flag (VDF)

Voltage drop detection circuit flag (VDF) is set to "1" when the supply voltage goes the skip occurrence voltage (VSKIP) or less. Moreover, voltage drop detection circuit flag (VDF) is cleared to "0" when the supply voltage goes the skip occurrence voltage (VSKIP) or more. The state of the voltage drop detection circuit flag (VDF) can be examined with the skip instruction (SNZVD). Even when the skip instruction is executed, the voltage drop detection circuit flag is not cleared to "0".

Refer to the electrical characteristics for skip occurrence voltage value.

(3) Voltage drop detection circuit reset

System reset is performed when the supply voltage goes the reset occurrence voltage (VRST) or less.

When the supply voltage goes reset release voltage (VRST⁺) or more, the oscillation circuit goes to be in the operating enabled state and system reset is released.

Refer to the electrical characteristics for reset occurrence value and reset release voltage value.




Fig 54. Voltage drop detection circuit operation waveform




Fig 55. VDD and VRST

(4) Note on voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 55);

supply voltage does not fall below to VRST, and its voltage regoes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST and re-goes up after that.

POWER DOWN FUNCTION

The 455A Group has 2-type power down functions. System enters into each power down state by executing the following instructions.

- Clock operating mode EPOF and POF instructions
- RAM back-up mode EPOF and POF2 instructions

When the EPOF instruction is not executed before the POF or POF2 instruction is executed, these instructions are equivalent to the NOP instruction.

(1) Clock operating mode

The following functions and states are retained.

- RAM
- · Reset circuit
- XCIN-XCOUT oscillation
- · LCD display
- Timer 3
- · Low-speed on-chip oscillator

(2) RAM back-up mode

The following functions and states are retained.

- RAM
- · Reset circuit

(3) Warm start condition

The system returns from the power down state when;

- · External wakeup signal is input
- · Timer 3 underflow occurs

in the power down mode.

In either case, the CPU starts executing the software from address 0 in page 0. In this case, the P flag is "1."

(4) Cold start condition

The CPU starts executing the software from address 0 in page 0

- external "L" level is input to RESET pin,
- execute system reset instruction (SRST instruction)
- · reset by watchdog timer is performed
- · reset by internal power-on reset, or
- reset by the voltage drop detection circuit is performed. In this case, the P flag is "0."

(5) Identification of the start condition

Warm start or cold start can be identified by examining the state of the power down flag (P) with the SNZP instruction.

(6) Identification of the return condition using the timer 3 interrupt request flag

When the system returns from the power down mode, the following conditions can be identified by examining the state of the timer 3 interrupt request flag (T3F):

- When T3F = "1", return by timer 3 underflow (time elapse)
- When T3F = "0", return by key-on wakeup (key input)

Table 23 Functions and states retained at power down mode

	Power do	wn mode
Function	Clock	RAM
	operating	back-up
Program counter (PC), registers A, B, carry flag (CY), stack pointer (SP) (Note 2)	×	×
Contents of RAM	0	0
Interrupt control registers V1, V2	×	×
Interrupt control registers I1, V2	0	0
Selected oscillation circuit	0	0
Clock control register MR, RG	0	0
Timer 1, Timer 2 functions	(Note 3)	(Note 3)
Timer 3 function	0	0
Timer LC function	0	(Note 3)
Watchdog timer function	× (Note	× (Note
	4)	4)
Timer control registers PA, W2	×	×
Timer control registers W1, W3, W4, W5	0	0
LCD display function	0	(Note 5)
LCD control registers L1 to L3, C1 to C3	0	0
Voltage drop detection circuit	(Note 6)	(Note 6)
Port level	(Note 7)	(Note 7)
Key-on wakeup control registers K0 to K3	0	0
Pull-up control registers PU0 to PU3	0	0
Port output structure control registers FR0 to FR3	0	0
External interrupt request flags (EXF0)	×	×
Timer interrupt request flags (T1F, T2F)	(Note 3)	(Note 3)
Timer interrupt request flag (T3F)	0	0
Interrupt enable flag (INTE)	×	×
Voltage drop detection circuit flag (VDF)	×	×
Watchdog timer flags (WDF1, WDF2)	× (Note 4)	× (Note 4)
Watchdog timer enable flag (WEF)	× (Note 4)	× (Note 4)

"O" represents that the function can be retained, and "x" represents that the function is initialized.

Registers and flags other than the above are undefined at

power down mode, and set an initial value after returning. Note 2. The stack pointer (SP) points the level of the stack register and is initialized to "7" at power down mode.

Note 3. The state of the timer is undefined.

Note 4. Initialize the WDF1 flag with the WRST instruction, and then go into the power down state.

Note 5. LCD is turned off.

When the SVDE instruction is executed, this function is Note 6. valid at power down.

In the power down mode, C/CNTR pin outputs "L" level. However, when the CNTR input is selected (W11, W10="11"), C/CNTR pin is in an input enabled state Note 7. (output = high-impedance). Other ports retain their respective output levels.

(7) Return signal

An external wakeup signal or timer 3 interrupt request flag (T3F) is used to return from the clock operating mode.

An external wakeup signal is used to return from the RAM backup mode because the oscillation is stopped.

Table 24 shows the return condition for each return source.

(8) Control registers

- Key-on wakeup control register K0 Register K0 controls the ports P0 and P1 key-on wakeup function. Set the contents of this register through register A with the TK0A instruction. In addition, the TAK0 instruction can be used to transfer the contents of register K0 to register A.
- Key-on wakeup control register K1 Register K1 controls the port P2 key-on wakeup function. Set the contents of this register through register A with the TK1A instruction. In addition, the TAK1 instruction can be used to transfer the contents of register K1 to register A.
- Key-on wakeup control register K2 Register K2 controls the port P3 and INT pin key-on wakeup function and the selection of return condition of INT pin. Set the contents of this register through register A with the TK2A instruction. In addition, the TAK2 instruction can be used to transfer the contents of register K2 to register A.
- Key-on wakeup control register K3 Register K3 controls the port D0 to D7 pin key-on wakeup function. Set the contents of this register through register A with the TK3A instruction. In addition, the TAK3 instruction can be used to transfer the contents of register K3 to register A.

- Pull-up control register PU0
- Register PU0 controls the ON/OFF of the port P0 and P1 pullup transistor. Set the contents of this register through register A with the TPU0A instruction. In addition, the TAPU0 instruction can be used to transfer the contents of register PU0 to register A.
- Pull-up control register PU1

Register PU1 controls the ON/OFF of the port P2 pull-up transistor. Set the contents of this register through register A with the TPU1A instruction. In addition, the TAPU1 instruction can be used to transfer the contents of register PU1 to register A.

- Pull-up control register PU2
 - Register PU2 controls the ON/OFF of the ports P3 pull-up transistor. Set the contents of this register through register A with the TPU2A instruction. In addition, the TAPU2 instruction can be used to transfer the contents of register PU2 to register A.
- Pull-up control register PU3

Register PU3 controls the ON/OFF of the ports Do to D7 pullup transistor. Set the contents of this register through register A with the TPU3A instruction. In addition, the TAPU3 instruction can be used to transfer the contents of register PU3 to register A.

External interrupt control register I1

Register I1 controls the input control and the selection of valid waveform/level of INT pin. Set the contents of this register through register A with the TI1A instruction. In addition, the TAI1 instruction can be used to transfer the contents of register I1 to register A.

Table 24 Return source and return condition

	Return source	Return condition	Remarks
rakeup signal	Ports P00–P03 Ports P10–P13 Ports P20–P23 Ports P30–P33 Ports D0–D7	Return by an external falling edge ("H" \rightarrow "L").	For ports P0, P1, P3 and Do to D7 the key-on wakeup function can be selected by two port unit, for port P2, it can be selected by a unit.
External wakeup	Return by an external "H" level or "L" level input, or rising edge ("L" \rightarrow "H") or falling edge ("H" \rightarrow "L"). When the return level is input, the interrupt request flag (EXF0) is not set.		Select the return level ("L" level or "H" level) with register I1 and return condition (return by level or edge) with register K2 according to the external state before going into the power down state.
Timer (T3F)	3 interrupt request flag	Return by timer 3 underflow or by setting T3F to "1". It can be used in the clock operating mode.	Clear T3F with the SNZT3 instruction before system enters into the power down state. When system enters into the power down state while T3F is "1", system returns from the state immediately because it is recognized as return condition.




Fig 56. State transition




Fig 57. Set source and clear source of the P flag




Fig 58. Start condition identified example using the SNZP instruction

Table 25 Key-on wakeup control register

Key-on wakeup control register K0		at reset : 00002		at power down : state retained	R/W TAK0/TK0A	
K03	Ports P12 and P13 key-on wakeup	0	Key-on wakeup not	used		
KU3	control bit	1	Key-on wakeup use	ed		
K0°	K02 Ports P1o and P11 key-on wakeup control bit	0	Key-on wakeup not used			
KU2		1	Key-on wakeup used			
K01	Ports P02 and P03 key-on wakeup	0	Key-on wakeup not used			
KUI	control bit	1	Key-on wakeup used			
K00	Ports P0 ₀ and P0 ₁ key-on wakeup	0	Key-on wakeup not	used		
KUU	control bit	1	Key-on wakeup used			

Key-on wakeup control register K1		at reset : 00002		at power down : state retained	R/W TAK1/TK1A	
K13	Port P23 key-on wakeup control bit	0	Key-on wakeup not	used		
K13	K13 Port P23 key-on wakeup control bit	1	Key-on wakeup use	ed		
K12	K12 Port P22 key-on wakeup control bit	0	Key-on wakeup not used			
K12	Fort F22 key-on wakeup control bit	1	Key-on wakeup used			
K11	Port P21 key-on wakeup control bit	0	Key-on wakeup not used			
KII	Fort F21 key-on wakeup control bit	1	Key-on wakeup used			
K1 0	Port P2o key-on wakeup control bit	0	Key-on wakeup not	used		
K10	For F20 key-on wakeup control bit	1	Key-on wakeup used			

Key-on wakeup control register K2			at reset : 00002	at power down : state retained	R/W TAK2/TK2A	
K23	Ports P32 and P33 key-on wakeup	0	Key-on wakeup not	used		
NZ3	control bit	1	Key-on wakeup use	ed		
K20	K22 Ports P30 and P31 key-on wakeup control bit	0	Key-on wakeup not used			
NZ2		1	Key-on wakeup used			
K21	INT pin return condition selection bit	0	Return by level			
NZ1	INT piriteturii conditiori selectiori bit	1	Return by edge			
K20	INT pin key-on wakeup control bit	0	Key-on wakeup invalid			
1\20		1	Key-on wakeup vali	id		

Key-on wakeup control register K3		at reset : 00002		at power down : state retained	R/W TAK3/TK3A	
K2a	Ports De and Dz kov an wakoup control hit	0	Key-on wakeup not	used		
N33	K33 Ports D ₆ and D ₇ key-on wakeup control bit		Key-on wakeup use	Key-on wakeup used		
K32	I/2 - Donto D. and D. Iran an area large and hit	0	Key-on wakeup not used			
N32	Ports D4 and D5 key-on wakeup control bit	1	Key-on wakeup used			
K31	Ports Da and Da kov on wakoup control hit	0	Key-on wakeup not used			
KSI	K31 Ports D2 and D3 key-on wakeup control bit	1	Key-on wakeup used			
K30	Ports D ₀ and D ₁ key-on wakeup control bit	0	Key-on wakeup not used			
NS0 POILS DO AIR	Forts by and by key-on wakeup control bit	1	Key-on wakeup use	ed		

Note 1. "R" represents read enabled, and "W" represents write enabled.

Table 26 Pull-up control register

Pull-up control register PU0		at reset : 00002		at power down : state retained	R/W TAPU0/TPU0A
PU03	Port P12 and P13 pull-up transistor control	0	Pull-up transistor O	FF	
F 0 0 3	bit		Pull-up transistor ON		
PU02	Port P10 and P11 pull-up transistor control bit		Pull-up transistor OFF		
P 0 0 2			Pull-up transistor O	N	
PU01	Port P02 and P03 pull-up transistor control	0	Pull-up transistor O	FF	
P001	bit		Pull-up transistor ON		
PU00	Port P0o and P01 pull-up transistor control bit		Pull-up transistor O	FF	
F 000			Pull-up transistor O	N	

Pull-up control register PU1		at reset : 00002		at power down : state retained	R/W TAPU1/TPU1A	
DI 11a	Port P22 pull up transistor control hit	0	Pull-up transistor O	FF		
F U 13	PU13 Port P23 pull-up transistor control bit	1	Pull-up transistor O	N		
DI 11a	PU12 Port P22 pull-up transistor control bit	0	Pull-up transistor OFF			
F U 12	For F22 pull-up transistor control bit	1	Pull-up transistor O	N		
DI 114	Port P21 pull-up transistor control bit	0	Pull-up transistor OFF			
FOII	For F21 pull-up transistor control bit	1	Pull-up transistor ON			
DI 110	Port P20 pull-up transistor control bit	0	Pull-up transistor O	FF		
PU 10 1	Fort F20 pull-up transistor control bit	1	Pull-up transistor O	N		

Pull-up control register PU2		at reset : 00002		at power down : state retained	R/W TAPU2/TPU2A	
DI 122	Port P2a pull up transistor control hit	0	Pull-up transistor O	FF		
F U23	PU23 Port P33 pull-up transistor control bit	1	Pull-up transistor O	N		
DI 125	PU22 Port P32 pull-up transistor control bit	0	Pull-up transistor OFF			
F U22	Fort F32 pull-up transistor control bit	1	Pull-up transistor O	N		
PU21	Port P31 pull-up transistor control bit	0	Pull-up transistor OFF			
F 021	Fort F31 pull-up transistor control bit	1 Pull-up transistor ON				
PU20	Port P3o pull-up transistor control bit	0	Pull-up transistor O	FF		
PU20		1	Pull-up transistor O	N		

Pull-up control register PU3		at reset : 00002		at power down : state retained	R/W TAPU3/TPU3A
DI 135	Port Do and Dz pull up transistor control bit	0	Pull-up transistor O	FF	
F U 33	PU33 Port D ₆ and D ₇ pull-up transistor control bit		Pull-up transistor O	N	
DI 13°	PU32 Port D4 and D5 pull-up transistor control bit	0	Pull-up transistor OFF		
F U 32	Fort D4 and D5 pull-up transistor control bit	1	Pull-up transistor O	N	
DI 134	Port D ₂ and D ₃ pull-up transistor control bit	0	Pull-up transistor O	FF	
F 031	Fort bz and bs pull-up transistor control bit	1	Pull-up transistor ON		
DI 130	Port Do and D1 pull-up transistor control bit	0	Pull-up transistor O	FF	
PUSU PUIT	טוני סיין איז	1	Pull-up transistor O	N	

Note 1."R" represents read enabled, and "W" represents write enabled.

Table 27 Interrupt control register

Interrupt control register I1		at reset : 00002		at power down : state retained	R/W TAI1/TI1A	
I13	INT pin input control bit (Note 2)	0	INT pin input disabl	INT pin input disabled		
113	INT pill input control bit (Note 2)	1	INT pin input enable	ed		
110	Interrupt valid waveform for INT pin/ return level selection bit (Note 2)	0	Falling waveform instruction)/"L" leve	Falling waveform ("L" level of INT pin is recognized with the SNZIO nstruction)/"L" level		
112		1	Rising waveform instruction)/"H" leve	("H" level of INT pin is recognized!	d with the SNZIO	
I1 1	INT pin edge detection circuit control bit	0	One-sided edge detected			
'''	INT pirit eage detection circuit control bit	1	Both edges detected			
I1 0	INT pin timer 1 count start synchronous circuit selection bit	0	Timer 1 count start synchronous circuit not selected			
'''		1	Timer 1 count start	synchronous circuit selected		

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. When the contents of I12 and I13 are changed, the external interrupt request flag EXF0 may be set.

CLOCK CONTROL

The clock control circuit consists of the following circuits.

- · High-speed on-chip oscillator
- · Ceramic resonator
- Low-speed on-chip oscillator
- Quartz-crystal oscillation circuit
- · Frequency divider
- · Internal clock generating circuit

The system clock and the instruction clock are generated as the source clock for operation by these circuits.

Figure 59 shows the structure of the clock control circuit.

The 455A Group operates by the high-speed on-chip oscillator clock (f(HSOCO)) which is the internal oscillator after system is released from reset.

The quartz-crystal oscillator can be used for sub-clock (f(XCIN)).




Fig 59. Clock control circuit structure

(1) High-speed on-chip oscillator operation

After system is released from reset, the MCU starts operation by the clock output from the high-speed on-chip oscillator which is the internal oscillator.

The clock frequency of the high-speed on-chip oscillator depends on the supply voltage and the operation temperature range. Be careful that variable frequencies when designing application products.

(2) Main clock generating circuit (f(XIN))

After reset release, the ceramic oscillation is valid for the main clock. Connect the ceramic oscillator and the external circuit to pins XIN and XOUT at the shortest distance (Figure 61). A feedback resistor is built in between pins XIN and XOUT. If the main clock is not used, connect the XIN pin to Vss and leave the XOUT pin open.

(3) Low-speed on-chip oscillator operation

oscillator turns invalid which is the internal oscillator. Oscillator operation/stopping and the control of system clock selection are operated by the register RG and MR. The clock frequency of the low-speed on-chip oscillator depends on the supply voltage and the operation temperature range. Be careful that variable frequencies when designing application products.

After system is released from reset, the low-speed on-chip




Fig 60. Handling of XIN and XOUT when operating onchip oscillator




Fig 61. Ceramic resonator external circuit

(4) External clock

When the external clock signal is used as the main clock (f(XIN)), connect the XIN pin to the clock source and leave XOUT pin open (Figure 62).

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition). Also, note that the power down mode (POF and POF2 instructions) cannot be used when using the external clock.

(5) Sub-clock generating circuit f(XCIN)

Sub-clock signal f(XCIN) is obtained by externally connecting a quartz-crystal oscillator. Connect this external circuit and a quartz-crystal oscillator to pins XCIN and XCOUT at the shortest distance. A feedback resistor is built in between pins XCIN and XCOUT (Figure 63). XCIN pin and XCOUT pin are also used as ports D6 and D7, respectively. The sub-clock oscillation circuit is invalid and the function of ports D6 and D7 are valid by setting bit 2 of register RG to "1".

When sub-clock, ports D6 and D7 are not used, connect XCIN/D6 to Vss and leave XCOUT/D7 open.




Fig 62. External clock input circuit




Fig 63. External quarts-crystal circuit

(6) Clock control register MR

Register MR controls system clock and operation mode (frequency division of system clock). Set the contents of this register through register A with the TMRA instruction. In addition, the TAMR instruction can be used to transfer the contents of register MR to register A.

(7) Clock control register RG

Register RG controls the start/stop of each oscillation circuit. Set the contents of this register through register A with the TRGA instruction.

Table 28 Clock control registers

Clock control register MR		at res		eset : 11002	at power down : state retained	R/W TAMR/TMRA
MRз	Operation mode selection bits	MRз	MR ₂	Operation mode		
		0	0	Through mode		
MR ₂		0	1	Frequency divided by 2 mode		
		1	0	Frequency divided by 4 mode		
		1	1	Frequency divided by 8 mode		
MR ₁	System clock selection bits (Note 2)	MR ₁	MR ₀	System clock		
		0	0	f(HSOCO)		
MR ₀		0	1	f(XIN)		
		1	0	f(Xcin)		
		1	1	f(LSOCO)		

Clock control register RG		at reset : 10002		at power down : state retained	W TRGA
RG3	Low-speed on-chip oscillator (f(LSOCO)) control bit (Note 3)	0	Low-speed on-chip oscillator (f(LSOCO)) oscillation available		
		1	Low-speed on-chip oscillator (f(LSOCO)) oscillation stop		
RG2	Sub-clock (f(Xcin)) control bit (Note 3)	0	Sub-clock (f(Xcin)) oscillation available, ports D6 and D7 not selected		
		1	Sub-clock (f(Xcin)) oscillation stop, ports D6 and D7 selected		
RG ₁	Main-clock (f(XIN)) control bit (Note 3)	0	Main clock (f(XIN)) oscillation available		
		1	Main clock (f(XIN)) oscillation stop		
RG ₀	High-speed on-chip oscillator (f(HSOCO)) control bit (Note 3)	0	High-speed on-chip oscillator (f(HSOCO)) oscillation available		
		1	High-speed on-chip oscillator (f(HSOCO)) oscillation stop		op

Note 1. R" represents read enabled, and "W" represents write enabled.

Note 2. The stopped clock cannot be selected for system clock.

Note 3. The oscillation circuit selected for system clock cannot be stopped.

QzROM Writing Mode

In the QzROM writing mode, the user ROM area can be rewritten while the microcomputer is mounted on-board by using a serial pro-grammer which is applicable for this microcomputer. Table 29 lists the pin description (QzROM writing mode) and Figure 64 shows the pin connections.

Refer to Figure 65 for examples of a connection with a serial programmer.

Contact the manufacturer of your serial programmer for serial pro-grammer. Refer to the user's manual of your serial programmer for details on how to use it.

Table 29 Pin description (QzROM writing mode)

Pin	Name	I/O	Function		
VDD, VSS	Power source, GND		Apply 2.7 to 4.7V to Vcc, and 0V to Vss.		
RESET	Reset input	input	Reset input pin for active "L". Reset occurs when RESET pin is hold at an "L" level for 16 cycles or more of XIN.		
XIN, XCIN	Clock input	input	Either connect an oscillator circuit or connect XIN and XCIN to Vss and leave XOUT and XCOUT open.		
Хоит, Хсоит	Clock output	output			
D0 – D5 P00/SEG16 – P03/SEG19 P10/SEG20 – P13/SEG23 P20/SEG24 (Note 1) – P23/SEG27 P30/SEG28 – P33/SEG31	I/O port	I/O	Input "H" or "L" level signal or leave the pin open.		
CNVss	VPP input	input	QzROM programmable power source pin.		
D4	SDA input/output	I/O	Serial data I/O pin.		
D3	SCLK input	input	Serial clock input pin.		
D ₂	PGM input	input	Read/program pulse input pin.		
VDCE	Voltage drop detection circuit enable	input	Input "H" or "L" level signal		
SEG ₀ /V _{LC3} - SEG ₂ /V _{LC1} SEG ₃ - SEG ₁₅ COM ₀ - COM ₃	Segment output/ LCD power source/ Common output	output	Either connect to an LCD panel or leave open.		
C/CNTR	Output port C/ Timer I/O	output	C/CNTR pin outputs "L" level.		

Note 1. Note that the P2o/SEG24 pin is pulled down internally by the MCU during the transition period (the period when VPP is approximately 0.5 VDD to 1.3 VDD) when the programming power supply (VPP) is applied to the CNVss pin. In addition, the P2o/SEG24 pin is high inpedance when VPP is approximately 1.3 VDD or grater.




Fig 64. Pin connection diagram




Fig 65. When using programmer of Suisei Electronics System Co., LTD, connection example

LIST OF PRECAUTIONS

(1) Noise and latch-up prevention

Connect a capacitor on the following condition to prevent noise and latch-up;

- connect a bypass capacitor (approx. 0.1 μF) between pins VDD and Vss at the shortest distance,
- · equalize its wiring in width and length, and
- use relatively thick wire.

CNVss is also used as VPP pin. Accordingly, when using this pin, connect this pin to Vss through a resistor about $5k\Omega$ (connect this resistor to CNVss/VPP pin as close as possible).

(2) Note on Power Source Voltage

When the power source voltage value of a microcomputer is less than the value which is indicated as the recommended operating conditions, the microcomputer does not operate normally and may perform unstable operation.

In a system where the power source voltage drops slowly when the power source voltage drops or the power supply is turned off, reset a microcomputer when the supply voltage is less than the recommended operating conditions and design a system not to cause errors to the system by this unstable operation.

(3) Register initial values 1

The initial value of the following registers are undefined after system is released from reset. After system is released from reset, set initial values.

- Register Z (2 bits)
- Register D (3 bits)
- Register E (8 bits)

(4) Register initial values 2

The initial value of the following registers are undefined at RAM back-up. After system is returned from RAM back-up, set initial values.

- Register Z (2 bits)
- Register X (4 bits)
- Register Y (4 bits)
- Register D (3 bits)
- Register E (8 bits)

(5) Program counter

Make sure that the PCH does not specify after the last page of the built-in ROM.

(6) Stack registers (SKS)

Stack registers (SKs) are eight identical registers, so that subroutines can be nested up to 8 levels. However, one of stack registers is used respectively when using an interrupt service routine and when executing a table reference instruction. Accordingly, be careful not to over the stack when performing these operations together.

(7) Multifunction

- The input/output of D₅ can be used even when INT is used. Be careful when using inputs of both INT and D₅ since the input threshold value of INT pin is different from that of port D₅.
- "H" output function of port C can be used even when the CNTR (output) is used.

(8) Power-on reset

When the built-in power-on reset circuit is used, set the time for the supply voltage to rise from 0 V to the minimum voltage of recommended operating conditions to 100 μ s or less.

If the rising time exceeds 100 μ s, connect a capacitor between the \overline{RESET} pin and Vss at the shortest distance, and input "L" level to \overline{RESET} pin until the value of supply voltage reaches the minimum operating voltage.

(9) POF, POF2 instruction

When the POF or POF2 instruction is executed continuously after the EPOF instruction, system enters the RAM back-up state.

Note that system cannot enter the RAM back-up state when executing only the POF or POF2 instruction.

Be sure to disable interrupts by executing the DI instruction before executing the EPOF instruction and the POF/POF2 instruction continuously.

(10)D5/INT pin

- (1) Bit 3 of register I1
 - When the input of the D5/INT pin is controlled with the bit 3 of register I1 in software, be careful about the following notes.
- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 3 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 66.) and then, change the bit 3 of register I1. In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2) in Figure 66.).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure 66.).

Fig 66. External 0 interrupt program example-1

- (2) Bit 3 of register I1
 - When the bit 3 of register I1 is cleared to "0", the power down mode is selected and the input of INT pin is disabled, be careful about the following notes.
- When the INT pin input is disabled (register I13 = "0"), set the key-on wakeup of INT pin to be invalid (register K20 = "0") before system enters to the power down mode. (refer to (1) in Figure 67.).

```
LA 0 ; (xxx02)
TK2A ; INT0 key-on wakeup disabled .....(1)
DI
EPOF
POF2 ; RAM back-up

*

x: these bits are not used here.
```

Fig 67. External 0 interrupt program example-2

- (3) Bit 2 of register I1
 - When the interrupt valid waveform of the D5/INT pin is changed with the bit 2 of register I1 in software, be careful about the following notes.
- Depending on the input state of the D5/INT pin, the external 0 interrupt request flag (EXF0) may be set when the bit 2 of register I1 is changed. In order to avoid the occurrence of an unexpected interrupt, clear the bit 0 of register V1 to "0" (refer to (1) in Figure 68.) and then, change the bit 2 of register I1 is changed

In addition, execute the SNZ0 instruction to clear the EXF0 flag to "0" after executing at least one instruction (refer to (2) in Figure 68.).

Also, set the NOP instruction for the case when a skip is performed with the SNZ0 instruction (refer to (3) in Figure 68.).




Fig 68. External 0 interrupt program example-3

(11)Prescaler

Stop prescaler counting and then execute the TABPS instruction to read its data.

Stop prescaler counting and then execute the TPSAB instruction to write data to prescaler.

(12)Timer count source

Stop timer 1, 2 or LC counting to change its count source.

(13)Reading the count value

Stop timer 1 or 2 counting and then execute the TAB1 or TAB2 instruction to read its data.

(14)Writing to the timer

Stop timer 1, 2 or LC counting and then execute the T1AB, T2AB, T2R2L or TLCA instruction to write data to timer.

(15)Writing to reload register

In order to write a data to the reload register R1 while the timer 1 is operating, execute the TR1AB instruction except a timing of the timer 1 underflow.

In order to write a data to the reload register R2H while the timer 2 is operating, execute the T3HAB instruction except a timing of the timer 2 underflow.

(16)PWM signal

If the timer 2 count stop timing and the timer 2 underflow timing overlap during output of the PWM signal, a hazard may occur in the PWM output waveform.

When "H" interval expansion function of the PWM signal is used, set "1" or more to reload register R2H.

Set the port C output latch to "0" to output the PWM signal from C/CNTR pin.

(17)Timer 3

Stop timer 3 counting to change its count source.

When operating timer 3 during clock operating mode, set 1 cycle or more of count source to the following period; from setting bit 3 of register W3 to "1" till executing the POF instruction.

(18)Prescaler, timer 1 count start timing and count time when operation starts

Count starts from the first rising edge of the count source (2) in Figure 69 after prescaler and timer operations start (1) in Figure 69.

Time to first underflow (3) in Figure 69 is shorter (for up to 1 period of the count source) than time among next underflow (4) in Figure 69 by the timing to start the timer and count source operations after count starts.

When selecting CNTR input as the count source of timer 1, timer 1 operates synchronizing with the count edge (falling edge or rising edge) of CNTR input selected by software.




Fig 69. Timer count start timing and count time when operation starts (1)

(19)Timer 2, LC count start timing and count time when operation starts

Count starts from the first edge of the count source (2) in Figure 70 after timer 2 and LC operation start (1) in Figure 70. Time to first underflow (3) in Figure 70 is different (for up to 1

period of the count source) from time among next underflow (4) in Figure 70 by the timing to start the timer and count source operations after count starts.




Fig 70. Timer count start timing and count time when operation starts (2)

(20)Watchdog timer

- The watchdog timer function is valid after system is released from reset. When not using the watchdog timer function, execute the DWDT instruction and the WRST instruction continuously, and clear the WEF flag to "0" to stop the watchdog timer function.
- The contents of WDF1 flag and timer WDT are initialized at the power down.
- When using the watchdog timer and the power down, initialize the WDF1 flag with the WRST instruction just before the microcomputer enters the power down mode.

Also, set the NOP instruction after the WRST instruction, for the case when a skip is performed with the WRST instruction.

(21)Voltage drop detection circuit

The voltage drop detection circuit detection voltage of this product is set up lower than the minimum value of the supply voltage of the recommended operating conditions.

When the supply voltage of a microcomputer falls below to the minimum value of recommended operating conditions and regoes up (ex. battery exchange of an application product), depending on the capacity value of the bypass capacitor added to the power supply pin, the following case may cause program failure (Figure 71);

supply voltage does not fall below to VRST, and its voltage regoes up with no reset.

In such a case, please design a system which supply voltage is once reduced below to VRST and re-goes up after that.




Fig 71. VDD and VRST

(22)On-chip oscillator

The clock frequency of the on-chip oscillator depends on the supply voltage and the operation temperature range.

Be careful that variable frequencies when designing application products.

Also, the oscillation stabilize wait time after system is released from reset is generated by the on-chip oscillator clock. When considering the oscillation stabilize wait time after system is released from reset, be careful that the variable frequency of the on-chip oscillator clock.

(23)External clock

Be careful that the maximum value of the oscillation frequency when using the external clock differs from the value when using the ceramic resonator (refer to the recommended operating condition).

Also, note that the power-down mode (POF or POF2 instruction) cannot be used when using the external clock.

(24)QzROM

- (1) Be careful not to apply overvoltage to MCU. The contents of QzROM may be overwritten because of overvoltage. Take care especially at turning on the power.
- (2) As for the product shipped in blank, Renesas does not perform the writing test to user ROM area after the assembly process though the QzROM writing test is performed enough before the assembly process. Therefore, a writing error of approx. 0.1 % may occur. Moreover, please note the contact of cables and foreign bodies on a socket, etc. because a writing environment may cause some writing errors.

(25)Notes On ROM Code Protect (QzROM product shipped after writing)

As for the QzROM product shipped after writing, the ROM code protect is specified according to the ROM option setup data in the mask file which is submitted at ordering.

The ROM option setup data in the mask file is "0016" for protect enabled or "FF16" for protect disabled.


Note that the mask file which has nothing at the ROM option data or has the data other than "0016" and "FF16" can not be accepted.

(26) Data Required for QzROM Writing Orders

The following are necessary when ordering a QzROM product shipped after writing:

- 1. QzROM Writing Confirmation Form*
- 2. Mark Specification Form*
- 3. ROM data.....Mask file
- * For the QzROM writing confirmation form and the mark specification form, refer to the "Renesas Technology Corp." Homepage (http://www.renesas.com/homepage.jsp).

Note that we cannot deal with special font marking (customer's trademark etc.) in QzROM microcomputer.



NOTES ON NOISE

Countermeasures against noise are described below.

The following countermeasures are effective against noise in theory, however, it is necessary not only to take measures as follows but to evaluate before actual use.

(1) Shortest wiring length

The wiring on a printed circuit board can function as an antenna which feeds noise into the microcomputer.

The shorter the total wiring length (by mm unit), the less the possibility of noise insertion into a microcomputer.

(1) Wiring for \overline{RESET} input pin

Make the length of wiring which is connected to the RESET input pin as short as possible.

Especially, connect a capacitor across the \overline{RESET} input pin and the Vss pin with the shortest possible wiring.

Reason

In order to reset a microcomputer correctly, 1 machine cycle or more of the width of a pulse input into the RESET pin is required.

If noise having a shorter pulse width than this is input to the RESET input pin, the reset is released before the internal state of the microcomputer is completely initialized.

This may cause a program runaway.




Fig 72. Wiring for the RESET input pin

- (2) Wiring for clock input/output pins
 - Make the length of wiring which is connected to clock I/O pins as short as possible.
 - Make the length of wiring across the grounding lead of a capacitor which is connected to an oscillator and the Vss pin of a microcomputer as short as possible.
 - · Separate the Vss pattern only for oscillation from other Vss patterns.




Fig 73. Wiring for clock I/O pins

• Reason

If noise enters clock I/O pins, clock waveforms may be deformed. This may cause a program failure or program

Also, if a potential difference is caused by the noise between the Vss level of a microcomputer and the Vss level of an oscillator, the correct clock will not be input in the microcomputer.

(3) Wiring to CNVss pin

Connect an approximately 5 $k\Omega$ resistor to the VPP pin and also to the GND pattern supplied to the Vss pin with shortest possible wiring.

· Reason

The CNVss pin is the power source input pin for the built-in QzROM. When programming in the built-in QzROM, the impedance of the CNVss pin is low to allow the electric current for writing flow into the QzROM. Because of this, noise can enter easily. If noise enters the CNVss pin, abnormal instruction codes or data are read from the built-in QzROM, which may cause a program runaway.




Fig 74. Wiring for CNVss pin

(2) Connection of bypass capacitor across Vss line and V_{DD} line

Connect an approximately 0.1 µF bypass capacitor across the Vss line and the VDD line as follows:

- Connect a bypass capacitor across the Vss pin and the VDD pin at equal length.
- Connect a bypass capacitor across the Vss pin and the VDD pin with the shortest possible wiring.
- Use lines with a larger diameter than other signal lines for Vss line and VDD line.
- · Connect the power source wiring via a bypass capacitor to the Vss pin and the VDD pin.




Fig 75. Bypass capacitor across the Vss line and the Vpp line

(3) Oscillator concerns

Take care to prevent an oscillator that generates clocks for a microcomputer operation from being affected by other signals.

(1) Keeping oscillator away from large current signal lines Install a microcomputer (and especially an oscillator) as far as possible from signal lines where a current larger than the tolerance of current value flows.

· Reason

In the system using a microcomputer, there are signal lines for controlling motors, LEDs, and thermal heads or others. When a large current flows through those signal lines, strong noise occurs because of mutual inductance.




Fig 76. Wiring for a large current signal line

(2) Installing oscillator away from signal lines where potential levels change frequently

Install an oscillator and a connecting pattern of an oscillator away from signal lines where potential levels change frequently. Also, do not cross such signal lines over the clock lines or the signal lines which are sensitive to noise.

Signal lines where potential levels change frequently (such as the CNTR pin signal line) may affect other lines at signal rising edge or falling edge. If such lines cross over a clock line, clock waveforms may be deformed, which causes a microcomputer failure or a program runaway.




Fig 77. Wiring to a signal line where potential levels change frequently

- (3) Oscillator protection using Vss pattern
 - As for a two-sided printed circuit board, print a Vss pattern on the underside (soldering side) of the position (on the component side) where an oscillator is mounted.
 - Connect the Vss pattern to the microcomputer Vss pin with the shortest possible wiring.

Besides, separate this Vss pattern from other Vss patterns.




Fig 78. Vss pattern on the underside of an oscillator

(4) Setup for I/O ports Setup I/O ports using hardware and software as follows:

<Hardware>

- Connect a resistor of 100Ω or more to an I/O port in series. <Software>
- · As for an input port, read data several times by a program for checking whether input levels are equal or not.
- As for an output port or an I/O port, since the output data may reverse because of noise, rewrite data to its output latch at fixed periods.
- Rewrite data to pull-up control registers at fixed periods.
- (5) Providing of watchdog timer function by software

If a microcomputer runs away because of noise or others, it can be detected by a software watchdog timer and the microcomputer can be reset to normal operation. This is equal to or more effective than program runaway detection by a hardware watchdog timer. The following shows an example of a watchdog timer provided by software.

In the following example, to reset a microcomputer to normal operation, the main routine detects errors of the interrupt processing routine and the interrupt processing routine detects errors of the main routine.

This example assumes that interrupt processing is repeated multiple times in a single main routine processing.

<The main routine>

· Assigns a single word of RAM to a software watchdog timer (SWDT) and writes the initial value N in the SWDT once at each execution of the main routine. The initial value N should satisfy the following condition:

$N+1 \ge$

As the main routine execution cycle may change because of an interrupt processing or others, the initial value N should have a margin.

- · Watches the operation of the interrupt processing routine by comparing the SWDT contents with counts of interrupt processing after the initial value N has been set.
- Detects that the interrupt processing routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:

If the SWDT contents do not change after interrupt processing.

- <The interrupt processing routine>
- Decrements the SWDT contents by 1 at each interrupt
- Determines that the main routine operates normally when the SWDT contents are reset to the initial value N at almost fixed cycles (at the fixed interrupt processing count).
- Detects that the main routine has failed and determines to branch to the program initialization routine for recovery processing in the following case:
 - If the SWDT contents are not initialized to the initial value N but continued to decrement and if they reach 0 or less.




Fig 79. Watchdog timer by software

CONTROL REGISTERS

	Interrupt control register V1		at reset : 00002	at power down : 00002	R/W (Note 1) TAV1/TV1A			
V13	V13 Timer 2 interrupt enable bit		Interrupt disabled (SNZT2 instruction is valid)				
V 13	13 Timer 2 interrupt enable bit	1	Interrupt enabled (SNZT2 instruction is invalid)					
\/10	√12 Timer 1 interrupt enable bit	0	Interrupt disabled (SNZT1 instruction is valid)					
V 12		1	Interrupt enabled (SNZT1 instruction is invalid)					
V1 ₁	Not used	0	This hit has no forestion but wood/outs is suchlad					
V 11	Not used	1	This bit has no function, but read/write is enabled.					
\/10	V10 External 0 interrupt enable bit	0	Interrupt disabled (SNZ0 instruction is valid)					
V 10		1	Interrupt enabled (S					

	Interrupt control register V2		at reset : 00002	at power down : 00002	R/W TAV2/TV2A	
V23	Not used	0 This bit has no funct		tion, but read/write is enabled.		
V22	Not used	0	This bit has no function, but read/write is enabled.			
V21	Not used	0	This bit has no function, but read/write is enabled.			
V20	Timer 3 interrupt enable bit	0	Interrupt disabled (S	SNZT3 instruction is valid)		
V20 I	Timer 3 interrupt enable bit	1	Interrupt enabled (SNZT3 instruction is invalid)			

	Interrupt control register I1		at reset : 00002	at power down : state retained	R/W TAI1/TI1A		
110	I13 INT pin input control bit (Note 2)		INT pin input disabl	ed			
113			INT pin input enable	ed			
110	Interrupt valid waveform for INT pin/	0	Falling waveform instruction)/"L" leve	("L" level of INT pin is recognized	d with the SNZI0		
112	return level selection bit (Note 2)	1	_	Rising waveform ("H" level of INT pin is recognized with the SNZI instruction)/"H" level			
I1 ₁	INT pin edge detection circuit control bit	0	One-sided edge de	tected			
'''	INT pin eage detection circuit control bit	1	Both edges detected				
110	INT pin timer 1 count start synchronous	0	Timer 1 count start synchronous circuit not selected				
110	circuit selection bit		Timer 1 count start synchronous circuit selected				

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. When the contents of I12 and I13 are changed, the external interrupt request flag (EXF0) may be set.

	Clock control register MR			t : 11002	at power down : state retained	R/W TAMR/TMRA			
MR ₃		MRз	MR ₂		Operation mode				
IVIT\3	Operation mode selection bits	0	0	Through mod	е				
		0	1	Frequency div	Frequency divided by 2 mode				
MR ₂		1	0	Frequency divided by 4 mode					
		1	1	Frequency divided by 8 mode					
MR ₁		MR ₁	MR ₀		System clock				
IVITAT		0	0	f(HSOCO)					
	System clock selection bits (Note 2)	0	1	f(XIN)					
MR ₀		1	0	f(Xcin)					
		1	1	f(LSOCO)					

	Clock control register RG		at reset : 10002	at power down : state retained	W TRGA				
DC:	RG ₃ Low-speed on-chip oscillator (f(LSOCO))		Low-speed on-chip	Low-speed on-chip oscillator (f(LSOCO)) oscillation available					
KG3	control bit (Note 3)	1	Low-speed on-chip oscillator (f(LSOCO)) oscillation stop						
DC:	RG2 Sub-clock (f(Xcin)) control bit (Note 3)	0	Sub-clock (f(Xcin))	Sub-clock (f(Xcin)) oscillation available, ports D6 and D7 not selected					
KG2		1	Sub-clock (f(Xcin))	Sub-clock (f(Xcin)) oscillation stop, ports D ₆ and D ₇ selected					
RG ₁	Main-clock (f(X _{IN})) control bit (Note 3)	0	Main clock (f(XIN)) oscillation available						
KGI	Walli-clock (I(XIIV)) control bit (Note 3)	1	Main clock (f(XIN)) oscillation stop						
RG ₀	High-speed on-chip oscillator (f(HSOCO))		High-speed on-chip oscillator (f(HSOCO)) oscillation available						
control bit (Note 3)	1	High-speed on-chip oscillator (f(HSOCO)) oscillation stop							

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. The stopped clock cannot be selected for system clock.

Note 3. The oscillation circuit selected for system clock cannot be stopped.

	Timer control register PA		at reset : 02	at power down : 02	W TAPP
PA ₀	Prescaler control bit	0	Stop (state retained)		
FA0		1	Operating		

	Timer control register W1			eset: 00002	at power down : state retained	R/W (Note 1) TAW1/TW1A		
W13	Timer 1 count auto-stop circuit selection bit (Note 2)		Time	r 1 count auto-stop	circuit not selected			
VV 13			Time	r 1 count auto-stop	circuit selected			
W12	/12 Timer 1 control bit		Stop	Stop (state retained)				
VV 12	Timer i control bit	1	Oper	Operating				
		W11	W10	W10 Count source				
W11		0	0	PWM signal (PWN	MOUT)			
	Timer 1 count source selection bits (Note 3)	0	1	1 Prescaler output (ORCLK)				
W10		1	0	0 Timer 3 underflow signal (T3UDF)				
VV 10		1	1	1 CNTR input				

	Timer control register W2		at reset : 00002	at power down : 00002	R/W TAW2/TW2A			
W23	CNTR pin function control bit	0	CNTR pin output invalid					
VVZ3	V23 GNTK piri function control bit	1	CNTR pin output valid					
MO	PWM signal		PWM signal "H" interval expansion function invalid					
VV Z2	"H" interval expansion function control bit	1	PWM signal "H" interval expansion function valid					
W21	Timer 2 control bit	0	Stop (state retained)					
VVZ1	Timer 2 control bit	1	Operating					
W20	Timer 2 count course coloction hit	0	XIN input					
VV20	Timer 2 count source selection bit	1	Prescaler output (ORCLK)/2					

	Timer control register W3		at reset : 00002		at power down : state retained	R/W TAW3/TW3A	
\\/\2a	W3 ₃ Timer 3 control bit		Stop (i	nitial state)			
VV 3 3	Timer 3 control bit	1	Opera	ting			
14/0-	W32 W31	W32 V	V31 W30		Count value		
VV32		C	000	Underflow every 5	derflow every 512 count		
		001		Underflow every 1024 count			
W31		010		Underflow every 2	Jnderflow every 2048 count		
	Timer 3 count value selection bits	011		Underflow every 4096 count			
		100		Underflow every 8192 count			
\\/O-		101		Underflow every 16384 count			
W30		110		Underflow every 3	32768 count		
		111		Underflow every 6	65536 count		

	Timer control register W4		at reset : 00002	at power down : state retained	R/W TAW4/TW4A			
W43	Timer LC control bit	0	Stop (state retained)					
VV43	1 Timer LC control bit	1	Operating					
W42	Timer LC count source selection bit	0	Bit 4 (T34) of timer 3					
VV42	Timer LC count source selection bit	1	System clock (STCK)					
W41	CNTR pin output auto-control circuit	0	CNTR output auto-control circuit not selected					
VV41	selection bit	1	CNTR output auto-control circuit selected					
W40	ONTD and bound account advantage of a district	0	Falling edge					
VV4 0	CNTR pin input count edge selection bit		Rising edge					

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. This function is valid only when the timer 1 count start synchronous circuit is selected (I10 ="1").

Note 3. Port C output is invalid when CNTR input is selected for the timer 1 count source.



	Timer control register W5		at res	set: 00002	at power down : state retained	R/W TAW5/TW5A	
W53	Not used	0	O This bit has no function, but read/write is enabled.				
VV53	Not used	1	This bit has no function, but read/write is enabled.				
W52	Not used	0	This b	it has no function, b	no function, but read/write is enabled.		
VV52		1 This bit has no function, but read/write is enabled.					
W51		W51	W52		Count source		
VVO		C	00	Xcin input			
	Timer 3 count source selection bits	01		ORCLK input			
W50		10		Low-speed on-chip	ip oscillator		
		11		High-speed on-chi	ligh-speed on-chip oscillator		

LCD control register L1		а	at reset : 00002		at power down : state retained		R/W TAL1/TL1A	
1.10	Internal dividing resistor for LCD power supply selection bit (Note 2)		2r × 3	3, 2r × 2				
LIS			r × 3	r × 2				
L12	LCD control bit	0	Stop (OFF)					
L12	ECD CONTOLDIC	1	Oper	ating				
		L11	L1		Duty	Bias		
L1 ₁		0	0	Not availab	le	Not available		
	LCD duty and bias selection bits	0	1	1/2		1/2		
L10		1	0	1/3		1/3		
LIU		1	1	1/4		1/3		

LCD control register L2		at reset : 00002		at power down : state retained	W TL2A	
1 22	L23 SEG ₀ /V _{LC3} pin function switch bit (Note 3)	0	SEG ₀			
LZ3		1	VLC3			
L22	SEG ₁ /V _{LC2} pin function switch bit (Note 4)	0	SEG ₁			
LZZ	SEG1/VEC2 pill function switch bit (Note 4)	1	VLC2			
L21	SEG2/VLc1 pin function switch bit (Note 4)	0	SEG ₂			
LZI	SEG2/VECT pill function switch bit (Note 4)	1	VLC1			
1.0-	Internal dividing resistor for LCD power	0	Internal dividing resistor valid			
L20	supply control bit	1	Internal dividing resistor invalid			

LCD control register L3		at reset : 11112		at power down : state retained	W TL3A
L33	P23/SEG27 pin function switch bit	0	SEG ₂₇		
LJ3	F23/3EG2/ pii/ function switch bit	1	P23		
L32	P22/SEG26 pin function switch bit	0	SEG ₂₆		
LSZ		1	P22		
L31	D24/SECor pin function quitob bit	0	SEG ₂₅		
LOT	P21/SEG25 pin function switch bit	1	P21		
L30	D20/SECoupin function quitob bit	0	SEG24		
L30	P20/SEG24 pin function switch bit	1	P20		

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. "r (resistor) multiplied by 3" is used at 1/3 bias, and "r multiplied by 2" is used at 1/2 bias.

Note 3. VLc3 is connected to VDD internally when SEG0 pin is selected.

Note 4. Use internal dividing resistor when SEG1 and SEG2 pins are selected.

LCD control register C1		at reset : 11112		at power down : state retained	W TC1A
C13	DOSECTO pin function quitob bit	0	SEG19		
C 13	P03/SEG19 pin function switch bit	1	P03		
C12	P02/SEG18 pin function switch bit	0	SEG ₁₈		
C 12		1	P02		
C11	DOV/SEC47 pin function quitob bit	0	SEG ₁₇		
CII	P01/SEG17 pin function switch bit	1	P01		
C10	P0o/SEG16 pin function switch bit	0	SEG ₁₆		
C10	POWSEO TO PITTUTICITOR SWITCH DIL	1	P00		

LCD control register C2		at reset : 11112		at power down : state retained	W TC2A
C23	P13/SEG23 pin function switch bit	0	SEG23		
C23	F 13/SEG23 piii Turiction Switch bit	1	P13		
C22	P12/SEG22 pin function switch bit	0	SEG22		
022		1	P12		
C21	D14/SECo4 pin function quitab hit	0	SEG21		
021	P11/SEG21 pin function switch bit	1	P11		
C20	P10/SEG20 pin function switch bit	0	SEG20		
C20		1	P10		

LCD control register C3		at reset : 11112		at power down : state retained	W TC3A
C33	P33/SEG31 pin function switch bit	0	SEG31		
U33		1	P33		
C32	P32/SEG30 pin function switch bit	0	SEG ₃₀		
U32		1	P32		
C31	D24/SEC on hin function quitob hit	0	SEG29		
CSI	P31/SEG29 pin function switch bit	1	P31		
C30	P30/SEG28 pin function switch bit	0	SEG28		
C30		1	P30		

Note 1."R" represents read enabled, and "W" represents write enabled. .

	Key-on wakeup control register K0		at reset: 00002	at power down : state retained	R/W TAK0/TK0A	
K03	Ports P12 and P13 key-on wakeup control bit	0	Key-on wakeup not	used		
KU3		1	Key-on wakeup use	Key-on wakeup used		
K02	Ports P1o and P11 key-on wakeup control bit	0	Key-on wakeup not used			
KU2		1	Key-on wakeup used			
K01	Ports P02 and P03 key-on wakeup	0	Key-on wakeup not used			
KU1	control bit	1	Key-on wakeup used			
K00	Ports P0o and P01 key-on wakeup	0	Key-on wakeup not used			
KU0	control bit	1	Key-on wakeup used			

Key-on wakeup control register K1		at reset : 00002		at power down : state retained	R/W TAK1/TK1A	
K13 Port P23 key-on wakeu	Port P22 kov on wakoup control hit	0	Key-on wakeup not	used		
	Fort F23 key-on wakeup control bit	1	Key-on wakeup use	ed		
K12	Port P22 key-on wakeup control bit	0	Key-on wakeup not	used		
IN 12		1	Key-on wakeup used			
K1 ₁	Port P24 kov on wokoup control hit	0	Key-on wakeup not used			
K I I	Port P21 key-on wakeup control bit	1	Key-on wakeup used			
K10	Port P20 key-on wakeup control bit	0	Key-on wakeup not	used		
K IU		1	Key-on wakeup used			

Key-on wakeup control register K2		at reset : 00002		at power down : state retained	R/W TAK2/TK2A	
K2a	K23 Ports P32 and P33 key-on wakeup control bit (Note 3)	0	Key-on wakeup not	used		
I\Z3		1	Key-on wakeup use	ed		
K2 2	Ports P3o and P31 key-on wakeup control bit (Note 2)	0	Key-on wakeup not used			
NZ2		1	Key-on wakeup used			
K21	INIT pip return condition coloration bit	0	Return by level			
KZ1	INT pin return condition selection bit	1	Return by edge			
K20	INT pin key-on wakeup control bit	0	Key-on wakeup invalid			
NZ0		1	Key-on wakeup vali	d		

Key-on wakeup control register K3		at reset : 00002		at power down : state retained	R/W TAK3/TK3A	
K20	K33 Ports D6 and D7 key-on wakeup control bit	0	Key-on wakeup not	used		
NO3		1	Key-on wakeup use	ed		
K32	Porto Du and Dr. kov an wakeup central hit	0	Key-on wakeup not used			
N32	Ports D4 and D5 key-on wakeup control bit	1	Key-on wakeup use	ed		
K31	Porto Do and Do kov on wakeup central hit	0	Key-on wakeup not	used		
NO1	Ports D ₂ and D ₃ key-on wakeup control bit	1	Key-on wakeup used			
K30	Ports D ₀ and D ₁ key-on wakeup control bit	0	Key-on wakeup not	used		
N30	Rey-on wakeup control bit	1	Key-on wakeup used			

Note 1. "R" represents read enabled, and "W" represents write enabled.

Note 2. To be invalid (K22 = "0") key-on wakeup of ports P30 and P31, set the registers K30 and K31 to "0." Note 3. To be invalid (K23 = "0") key-on wakeup of ports P32 and P33, set the registers K32 and K33 to "0."

Pull-up control register PU0		at reset : 00002		at power down : state retained	R/W TAPU0/TPU0A
PU03	Pure Port P12 and P13 pull-up transistor control		Pull-up transistor O	FF	
b	bit	1	Pull-up transistor O	N	
PU02	Port P1o and P11 pull-up transistor control bit		Pull-up transistor O	FF	
F U U 2			Pull-up transistor O	N	
PU01	Port P02 and P03 pull-up transistor control	0	Pull-up transistor O	FF	
P001	bit		Pull-up transistor ON		
PU0 ₀	Port P00 and P01 pull-up transistor control	0	Pull-up transistor O	FF	
F U 000	bit		Pull-up transistor O	N	

Pull-up control register PU1		at reset : 00002		at power down : state retained	R/W TAPU1/TPU1A	
PU13 Port P23 pull-up tran	Port P23 pull-up transistor control bit	0	Pull-up transistor O	FF		
F U 13	Fort F23 pull-up transistor control bit	1	Pull-up transistor ON			
PU12	Port P22 pull-up transistor control bit	0	Pull-up transistor O	FF		
F U 12	Port P22 pull-up transistor control bit	1	Pull-up transistor O	N		
PU1 ₁	Port P21 pull-up transistor control bit	0	Pull-up transistor O	FF		
FUII	Fort F21 pull-up transistor control bit	1	Pull-up transistor O	N		
PU10	Port P20 pull-up transistor control bit	0	Pull-up transistor O	FF		
PU10		1	Pull-up transistor O	N		

	Pull-up control register PU2		at reset : 00002	at power down : state retained	R/W TAPU2/TPU2A	
PU23 Port P33 pull-up trans	Port P33 pull-up transistor control bit	0	Pull-up transistor O	FF		
F U23	Fort F33 pull-up transistor control bit	ontrol bit 1		1 Pull-up transistor ON		
PU22	Port P32 pull-up transistor control bit	0	Pull-up transistor O	FF		
F UZ2		1	Pull-up transistor O	N		
PU21	Port P31 pull-up transistor control bit	0	Pull-up transistor OFF			
FUZI	Port P31 pull-up transistor control bit	1	Pull-up transistor O	N		
PU20	Port P3o pull-up transistor control bit	0	Pull-up transistor O	FF		
F U20		1	Pull-up transistor O	N		

	Pull-up control register PU3	at reset : 00002		at power down : state retained	R/W TAPU3/TPU3A			
DI I3º	Port De and Dz pull-up transistor control hit	0	Pull-up transistor O	FF				
F 0 33	PU33 Port D6 and D7 pull-up transistor control bit		Pull-up transistor O	Pull-up transistor ON				
DI I2a	PU32 Port D4 and D5 pull-up transistor control bit	0	Pull-up transistor OFF					
F U32		1	Pull-up transistor O	N				
DI 124	Port D ₂ and D ₃ pull-up transistor control bit	0	Pull-up transistor OFF					
F 031	Fort D2 and D3 pull-up transistor control bit	1	Pull-up transistor ON					
DI I20	PU30 Port Do and D1 pull-up transistor control bit	0	Pull-up transistor O	FF				
F 030		1	Pull-up transistor O	N				

Note 1. "R" represents read enabled, and "W" represents write enabled.

F	Port output structure control register FR0		at reset : 00002	at power down : state retained	W TFR0A		
FR03	Ports P12 and P13 output structure selection	0 N-channel open-drain output					
FK03	bit bit		CMOS output				
FR02	Ports P1 ₀ and P1 ₁ output structure selection		N-channel open-drain output				
FKU2	bit	1	CMOS output				
FR01	Ports P02 and P03 output structure selection	0	N-channel open-drain output				
FKUI	bit	1	CMOS output				
FR00	Ports P00 and P01 output structure selection		N-channel open-drain output				
FK00	bit	1	CMOS output				

F	Port output structure control register FR1	at reset : 00002		at power down : state retained	W (Note 1) TFR1A		
ED4. Deste De cuteut etweetung colection hit		0	N-channel open-dra	nin output			
FK13	FR13 Ports D3 output structure selection bit		CMOS output				
FR12	ED4s. Dorto Do output atrusture coloction hit		N-channel open-drain output				
FK12	Ports D2 output structure selection bit	1	CMOS output				
FR11	Ports D1 output structure selection bit	0	N-channel open-drain output				
FKII	Ports D1 output structure selection bit	1	CMOS output				
ED10	FR10 Ports Do output structure selection bit		N-channel open-drain output				
FK10			CMOS output				

F	Port output structure control register FR2	at reset : 00002		at power down : state retained	W TFR2A		
FR23	Ports P32 and P33 output structure selection	0 N-channel open-drain output					
FK23	bit	1 CMOS output					
FR22	Ports P30 and P31 output structure selection		N-channel open-drain output				
FK22	bit bit	1	CMOS output				
FR21	Porto De output structure coloction hit	0	N-channel open-drain output				
FKZ1	FR21 Ports D5 output structure selection bit		CMOS output				
FR20	ED2s Down D. custout atmost are collection bit		N-channel open-drain output				
FR20	FR20 Ports D4 output structure selection bit	1	CMOS output				

F	Port output structure control register FR3	at reset : 00002		at power down : state retained	W TFR3A		
FR33	Ports P22 output structure colection bit	0	N-channel open-dra	ain output			
FR33 Ports P23 output structure selection bit		1	CMOS output				
FR32	ED2- Danie D2- autout atmost us a aleation bit	0	N-channel open-drain output				
FK32	Ports P22 output structure selection bit	1	CMOS output				
FR31	Ports P21 output structure selection bit	0	N-channel open-drain output				
FK31	Forts F21 output structure selection bit	1	CMOS output				
FR30	FD2. Danta D2. autout atmost use calcution hit		N-channel open-drain output				
FK30	FR30 Ports P20 output structure selection bit	1	CMOS output				

Note 1. "W" represents write enabled.

INSTRUCTIONS

Each instruction is described as follows;

- 1. Index list of instruction function
- 2. Machine instructions (index by alphabet)
- 3. Machine instructions (index by function)
- 4. Instruction code table

SYMBOL

The symbols shown below are used in the following list of instruction function and the machine instructions.

Symbol	Contents	Symbol	Contents
А	Register A (4 bits)	R2H	Timer 2 reload register (8 bits)
В	Register B (4 bits)	RLC	Timer LC reload register (4 bits)
DR	Register DR (3 bits)	PS	Prescaler
E	Register E (8 bits)	T1	Timer 1
V1	Interrupt control register V1 (4 bits)	T2	Timer 2
V2	Interrupt control register V2 (4 bits)	TLC	Timer LC
11	Interrupt control register I1 (4 bits)	T1F	Timer 1 interrupt request flag
PA	Timer control register PA (1 bit)	T2F	Timer 2 interrupt request flag
W1	Timer control register W1 (4 bits)	T3F	Timer 3 interrupt request flag
W2	Timer control register W2 (4 bits)	WDF1	Watchdog timer flag
W3	Timer control register W3 (4 bits)	WEF	Watchdog timer enable flag
W4	Timer control register W4 (4 bits)	INTE	Interrupt enable flag
W5	Timer control register W5 (5 bits)	EXF0	External 0 interrupt request flag
MR	Clock control register MR (4 bits)	VDF	Voltage drop detection circuit flag
RG	Clock control register RG (3 bits)	Р	Power down flag
L1	LCD control register L1 (4 bits)	D	Port D (8 bits)
L2	LCD control register L2 (4 bits)	P0	Port P0 (4 bits)
L3	LCD control register L3 (4 bits)	P1	Port P1 (4 bits)
C1	LCD control register C1 (4 bits)	P2	Port P2 (4 bits)
C2	LCD control register C2 (4 bits)	P3	Port P3 (4 bits)
С3	LCD control register C3 (4 bits)	С	Port C (1 bit)
K0	Key-on wakeup control register K0 (4 bits)	INT	INT pin (1 bit)
K1	Key-on wakeup control register K1 (4 bits)		
K2	Key-on wakeup control register K2 (4 bits)	x	Hexadecimal variable
КЗ	Key-on wakeup control register K3 (4 bits)	у	Hexadecimal variable
PU0	Pull-up control register PU0 (4 bits)	z	Hexadecimal variable
PU1	Pull-up control register PU1 (4 bits)	р	Hexadecimal variable
PU2	Pull-up control register PU2 (4 bits)	n	Hexadecimal constant
PU3	Pull-up control register PU3 (4 bits)	i	Hexadecimal constant
FR0	Port output structure control register FR0 (4 bits)	ll i	Hexadecimal constant
FR1	Port output structure control register FR1 (4 bits)	A3 A2 A1 A0	Binary notation of hexadecimal variable A
FR2	Port output structure control register FR2 (4 bits)		(same for others)
FR3	Port output structure control register FR3 (4 bits)	←	Direction of data movement
X	Register X (4 bits)	()	Contents of registers and memories
Υ	Register Y (4 bits)	_	Negate, Flag unchanged after executing instruction
Z	Register Z (2 bits)	M (DP)	RAM address pointed by the data pointer
DP	Data pointer (10 bits)	a	Label indicating address as a
	(It consists of registers X, Y, and Z)	р, а	Label indicating address as a
PC	Program counter (14 bits)		p6 p5 p4 p3 p2 p1 p0
РСн	High-order 7 bits of program counter		
PCL	Low-order 7 bits of program counter	C+x	Hex. C + Hex. number x (also same for others)
SK	Stack register (14 bits × 8)	?	Decision of state shown before "?"
SP	Stack pointer (3 bits)	$\leftarrow \rightarrow$	Data exchange between a register and memory
CY	Carry flag		
UPTF	High-order bit reference enable flag		
RPS	Prescaler reload register (8 bits)		
R1	Timer 1 reload register (8 bits)		
R2L	Timer 2 reload register (8 bits)		
Note 1. The	455A Group just invalidates the next instruction when a	skin is nerfor	med. The contents of program counter is not increased

Note 1. The 455A Group just invalidates the next instruction when a skip is performed. The contents of program counter is not increased by 2. Accordingly, the number of cycles does not change even if skip is not performed. However, the cycle count becomes "1" if the TABP p, RT, or RTS instruction is skipped.

INDEX LIST OF INSTRUCTION FUNCTION

Group- ing	Mnemonic	Function	Page
	TAB	(A) ← (B)	103 122
	ТВА	(B) ← (A)	110 122
	TAY	(A) ← (Y)	110 122
	TYA	$(Y) \leftarrow (A)$	119 122
ransfer	TEAB	$(E7-E4) \leftarrow (B)$ $(E3-E0) \leftarrow (A)$	112 122
Register to register transfer	TABE	(B) ← (E7–E4) (A) ← (E3–E0)	104 122
er to re	TDA	$(DR_2-DR_0) \leftarrow (A_2-A_0)$	111 122
Registe	TAD	$(A_2-A_0) \leftarrow (DR_2-DR_0)$ $(A_3) \leftarrow 0$	105 122
	TAZ	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$	110 122
	TAX	(A) ← (X)	110 122
	TASP	$ \begin{array}{l} (A_2-A_0) \leftarrow (SP_2-SP_0) \\ (A_3) \leftarrow 0 \end{array} $	108 122
Se	LXY x, y	$(X) \leftarrow x, x = 0 \text{ to } 15$ $(Y) \leftarrow y, y = 0 \text{ to } 15$	93 122
dress	LZ z	$(Z) \leftarrow z, z = 0 \text{ to } 3$	93 122
RAM addresses	INY	(Y) ← (Y) + 1	92 122
A A	DEY	(Y) ← (Y) − 1	90 122
	ТАМ ј	$ \begin{aligned} & \text{(A)} \leftarrow (\text{M(DP)}) \\ & \text{(X)} \leftarrow (\text{X)EXOR(j)} \\ & \text{j} = 0 \text{ to } 15 \end{aligned} $	106 122
٥	XAM j	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$	120 122
RAM to register transfer	XAMD j	$(A) \longleftrightarrow (M(DP))$ $(X) \longleftrightarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \longleftrightarrow (Y) - 1$	120 122
RAM to r	XAMI j	$(A) \longleftrightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$ $(Y) \leftarrow (Y) + 1$	120 122
	ТМА ј	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15	115 122

Note 1. M3455AG8: p=0 to 63 and M3455AGC: p=0 to 95.

Group- ing	Mnemonic	Function	Pa	ge
	LA n	(A) ← n n = 0 to 15	92	124
	TABP p	$\begin{split} (SP) &\leftarrow (SP) + 1 \\ (SK(SP)) &\leftarrow (PC) \\ (PCH) &\leftarrow p \\ (PCL) &\leftarrow (DR_2 – DR_0, A_3 – A_0) \\ (UPTF) &= 1, \\ (DR_2) &\leftarrow 0 \\ (DR_1, DR_0) &\leftarrow (ROM(PC))_{9, 8} \\ (B) &\leftarrow (ROM(PC))_{7-4} \\ (A) &\leftarrow (ROM(PC))_{3-0} \\ (PC) &\leftarrow (SK(SP)) \\ (SP) &\leftarrow (SP) - 1 \end{split}$	104	124
tion	AM	$(A) \leftarrow (A) + (M(DP))$	87	124
Arithmetic operation	AMC	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$	87	124
rithmeti	A n	(A) ← (A) + n n = 0 to 15	87	124
₹	AND	$(A) \leftarrow (A)AND(M(DP))$	87	124
	OR	$(A) \leftarrow (A)OR(M(DP))$	94	124
	sc	(CY) ← 1	98	124
	RC	(CY) ← 0	96	124
	SZC	(CY) = 0 ?	102	124
	СМА	$(A) \leftarrow \overline{(A)}$	89	124
	RAR	CY → A3A2A1A0	95	124
u	SB j	(Mj(DP)) ← 1 j = 0 to 3	97	124
operation	RB j	$ (Mj(DP)) \leftarrow 0 $ $ j = 0 \text{ to } 3 $	95	124
Bit	SZB j	(Mj(DP)) = 0 ? j = 0 to 3	101	124
son	SEAM	(A) = (M(DP)) ?	99	126
Comparison operation	SEA n	(A) = n ? n = 0 to 15	98	126
	Ва	(PCL) ← a6-a0	88	126
Branch operation	BL p, a	(PCH) ← p (PCL) ← a6-a0	88	126
Branch	BLA p	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR_2-DR_0, A_3-A_0)$	88	126

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Pa	ge
ion	ВМ а	$ \begin{aligned} & (SP) \leftarrow (SP) + 1 \\ & (SK(SP)) \leftarrow (PC) \\ & (PCH) \leftarrow 2 \\ & (PCL) \leftarrow a6-a0 \end{aligned} $	88	126
Subroutine operation	BML p, a	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$	89	126
Subr	BMLA p	$ \begin{aligned} &(SP) \leftarrow (SP) + 1 \\ &(SK(SP)) \leftarrow (PC) \\ &(PCH) \leftarrow p \\ &(PCL) \leftarrow (DR2-DR0, A3-A0) \end{aligned} $	89	126
tion	RTI	$ \begin{aligned} & (PC) \leftarrow (SK(SP)) \\ & (SP) \leftarrow (SP) - 1 \end{aligned} $	97	126
Return operation	RT	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	96	126
Retur	RTS	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	97	126
	DI	(INTE) ← 0	90	128
	EI	(INTE) ← 1	91	128
	SNZ0	V10 = 0 : (EXF0) = 1 ? (EXF0) ← 0 V10 = 1 : SNZ0 = NOP	99	128
ration	SNZI0	I12 = 0 : (INT) = "L" ? I12 = 1 : (INT) = "H" ?	99	128
t ope	TAV1	(A) ← (V1)	108	128
Interrupt operation	TV1A	(V1) ← (A)	118	128
<u> </u>	TAV2	(A) ← (V2)	108	128
	TV2A	(V2) ← (A)	118	128
	TAI1	(A) ← (I1)	105	128
	TI1A	(I1) ← (A)	113	128

Group-	Mnemonic	Function	Page
ing			
	TPAA	(PA) ← (A)	116 128
	TAW1	(A) ← (W1)	109 128
	TW1A	(W1) ← (A)	118 128
	TAW2	(A) ← (W2)	109 128
	TW2A	(W2) ← (A)	118 128
	TAW3	(A) ← (W3)	109 128
	TW3A	(W3) ← (A)	119 128
	TAW4	(A) ← (W4)	109 128
	TW4A	(W4) ← (A)	119 128
	TAW5	(A) ← (W5)	119 128
	TW5A	(W5) ← (A)	119 128
tion	TABPS	$ \begin{array}{l} (B) \leftarrow (TPS7\text{-}TPS4) \\ (A) \leftarrow (TPS3\text{-}TPS0) \end{array} $	104 130
Timer operation	TPSAB	$ \begin{aligned} & (RPS7\text{-}RPS4) \leftarrow (B) \\ & (TPS7\text{-}TPS4) \leftarrow (B) \\ & (RPS3\text{-}RPS0) \leftarrow (A) \\ & (TPS3\text{-}TPS0) \leftarrow (A) \end{aligned} $	116 130
	TAB1	(B) ← (T17–T14) (A) ← (T13–T10)	103 130
	T1AB	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$	102 130
	TR1AB	$(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$	117 130
	TAB2	(B) ← (T27–T24) (A) ← (T23–T20)	104 130
	T2AB	$(R2L7-R2L4) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$	102 130
	T2R2L	(T27–T20) ← (R2L7–R2L0)	103 130
	Т2НАВ	$(R2H_7-R2H_4) \leftarrow (B)$ $(R2H_3-R2H_0) \leftarrow (A)$	103 130
Note 1	M2455AC9: r	l =0 to 63 and M3455AGC: p=0	to 05

Note 1. M3455AG8: p=0 to 63 and M3455AGC: p=0 to 95.

INDEX LIST OF INSTRUCTION FUNCTION (continued)

Group- ing	Mnemonic	Function	Page	Group- ing	Mnemonic	Function	Page)
	TLCA	$(RLC) \leftarrow (A)$	115 130		TPU3A	(PU3) ← (A)	117 13	32
	SNZT1	$(TLC) \leftarrow (A)$	100 120		TAK0	(A) ← (K0)	105 13	34
G	SINZTI	V12 = 0 : (T1F) = 1 ? $(T1F) \leftarrow 0$	100 130	Ition	TK0A	(K0) ← (A)	113 13	34
oerati	ONITTO	V12 = 1 : SNZT1=NOP	100 100	opera	TAK1	(A) ← (K1)	105 13	34
Timer operation	SNZT2	V13 = 0 : (T2F) = 1 ? $(T2F) \leftarrow 0$	100 130	tput o	TK1A	(K1) ← (A)	113 13	34
Ţ		V13 = 1 : SNZT2=NOP		Input/Output operation	TAK2	(A) ← (K2)	106 13	34
	SNZT3	V20 = 0: $(T3F) = 1$? $(T3F) \leftarrow 0$	100 130	lubi	TK2A	(K2) ← (A)	114 13	
		V20 = 1 : SNZT3=NOP			TAK3	(A) ← (K3)	106 13	
	IAP0	(A) ← (P0)	91 132		TK3A	(K3) ← (A)	114 13	
	OP0A	(P0) ← (A)	93 132		TAL1	(A) ← (L1)	106 13	
	IAP1	(A) ←(P1)	91 132		TL1A	(L1) ← (A)	114 13	
	OP1A	(P1) ← (A)	94 132	eratio	TL2A	(L2) ← (A)	114 13	
	IAP2	(A) ← (P2)	92 132	LCD operation	TL3A TC1A	$(L3) \leftarrow (A)$ $(C1) \leftarrow (A)$	115 13 111 13	
	OP2A	(P2) ← (A)	94 132	15	TC2A	$(C1) \leftarrow (A)$ $(C2) \leftarrow (A)$	111 13	
	IAP3				TC3A	$(C2) \leftarrow (A)$ $(C3) \leftarrow (A)$	111 13	
		(A) ← (P3)	92 132		TAMR	(A) ← (MR)	107 13	
	OP3A	(P3) ← (A)	94 132	Clock operation	TMRA	$(MR) \leftarrow (MR)$	115 13	
	CLD	(D) ← 1	89 132	k ope	TRGA	$(RG_2-RG_0) \leftarrow (A_2-A_0)$	117 13	
	RD	$(D(Y)) \leftarrow 0, (Y) = 0 \text{ to } 4$	96 132	Cloc		(102 1103)		
C	SD	$(D(Y)) \leftarrow 1, (Y) = 0 \text{ to } 4$	98 132		NOP	(PC) ← (PC)+1	93 13	36
ratio	SZD	(D(Y)) = 0 ?, (Y) = 0 to 4	102 132		POF	Transition to clock operating	95 13	36
ıt ope	RCP	(C) ← 0	96 132		POF2	Transition to RAM back-up	95 13	36
Input/Output operation	SCP	(C) ← 1	98 132		EPOF	POF instruction valid	91 13	36
)/tindi					SNZP	(P) = 1 ?	99 13	36
<u>-</u>	TFR0A	(FR0) ← (A)	112 132		SNZVD	(VDF) = 1?	100 13	
	TFR1A	(FR1) ← (A)	112 132	 	WRST	(WDF1) = 1 ? (WDF1) ← 0	119 13	36
	TFR2A	(FR2) ← (A)	112 132	Other operation	DWDT	Stop of watchdog timer function enabled	90 13	36
	TFR3A	(FR3) ← (A)	113 132	ner op	SRST	System reset	101 13	36
	TAPU0	(A) ← (PU0)	107 132	 	RUPT	(UPTF) ←0	97 13	36
	TPU0A	(PU0) ← (A)	116 132		SUPT	(UPTF) ←1	101 13	36
	TAPU1	(A) ← (PU1)	107 132		SVDE	At power down mode, volt-	101 13	36
	TPU1A	(PU1) ← (A)	116 132			age drop detection circuit valid		
	TAPU2	(A) ← (PU2)	107 132		RBK (Note 1)	When TABPp instruction is executed, p ₆ ← 0	81 11	17
	TPU2A	(PU2) ← (A)	117 132		SBK (Note 1)	When TABPp instruction is executed, p6 ← 1	84 11	17
	TAPU3	(A) ← (PU3)	108 132	Note 1		annot be used in the M3455AG8.		

MACHINE INSTRUCTIONS (INDEX BY ALPHABET)

` `	ld n and accumulator)	I Manual C	L Niconal C		Γ	
instruc-	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 1 1 0 n n n n 2 0 6 n 16	1	1	-	Overflow = 0	
)pera-	$(A) \leftarrow (A) + n$	Grouping: /	Arithmetic opera	ation		
on:	n = 0 to 15				diate field to register A, and	
			stores a result i			
					remains unchanged.	
			Skips the next i result of operati		n there is no overflow as the	
					when there is overflow as the	
			result of operati			
	ld accumulator and Memory)					
nstruc- ion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 0 0 1 0 1 0 ₂ 0 0 A ₁₆	1	1	-	-	
Opera-	$(A) \leftarrow (A)\mathring{A}\{(M(DP))$	Grouping:	Arithmetic opera	ation		
ion:		Description: /	Adds the conte	nts of M(DP) to	register A.	
					The contents of carry flag	
		'	CY remains und	changed.		
AMC (A	Add accumulator, Memory and Carry)					
nstruc-		Number of	Number of	Flag CY	Skip condition	
ion	D9 D0	words	cycles	Tiay CT	OKIP CONDITION	
code	0 0 0 0 0 0 1 0 1 1 2 0 0 B 16	1	1	0/1	-	
Opera-	$(A) \leftarrow (A) + (M(DP)) + (CY)$	Grouping: /	Arithmetic opera	ation		
ion:	(CY) ← Carry	Description: Adds the contents of M(DP) and carry flag CY to register				
		,	A. Stores the re	sult in register	A and carry flag CY.	
AND (Id	ogical AND between accumulator and memory)					
nstruc-	between accumulator and memory)	Number of	Number of			
ion	D ₉ D ₀	words	cycles	Flag CY	Skip condition	
code	0 0 0 0 0 1 1 0 0 0 2 0 1 8 16	4	·			
		1	1	-	-	
Opera-	$(A) \leftarrow (A) \text{ AND } (M(DP))$	Grouping: /	Arithmetic opera	ation		
ion:				•	ween the contents of registe	
				ents of M(DP), a	and stores the result in regis	
		t	ter A.			
		i .				

Instruc-	ranch to address a)	Number of	Number of	= 01	0.1 11.1
on	D9 D0	words	cycles	Flag CY	Skip condition
ode	0 1 1 8 a6 a5 a4 a3 a2 a1 a0 2 1 8 a 16	1	1	-	-
pera-	(PCL) ← a6 to a0		Branch operation		
on:			Branch within a cal page.	page : Branch	nes to address a in the ider
		Note:	. •	nch address w	ithin the page including this
L p,a	(Branch Long to address a in page p)				
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 1 1 1 1 94 93 92 91 90 2 0	2	2	-	-
	1 p6 p5 a6 a5 a4 a3 a2 a1 a0 2 2 a a 16		Branch operation		
Opera- tion:	(PCH) ← p (PCL) ← a6 to a0	Note:	Branch out of a M3455AG8: p=0 M3455AGC: p=	0 to 63 p6=0	es to address a in page p.
BLA p Instruc-	(Branch Long to address (D)+(A) in page p) D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 0 0 0 2 0 1 0 16	2	2	-	-
	1 p6 p5 p4 0 0 p3 p2 p1 p0 2 2 p p 16		Branch operation		
Opera- tion:	$(PCH) \leftarrow p$ $(PCL) \leftarrow (DR_2-R_0, A_3-A_0)$	Note:		pecified by reg to 63 p6=0	es to address (DR2 DR1 DI isters D and A in page p.)
	Branch and Mark to address a in page 2)	Number of	Number of		
		Nullibel Of		Flag CY	Skip condition
nstruc- ion	D9 D0	words	cycles		
nstruc- ion code	0 1 0 a6 a5 a4 a3 a2 a1 a0 2 1 a a 16	1	1	-	-
BM a (nstruc- ion code Opera- ion:		1 Grouping:	1 Subroutine call	·	- Calls the subroutine at

nstruc-		Number of	Number of	Flog CV	Ckin condition
ion	D ₀	words	cycles	Flag CY	Skip condition
ode		16 2	2	-	-
	1 p6 p5 a6 a5 a4 a3 a2 a1 a0 2 2 a a a	Grouping:	Subroutine call	•	
Opera- ion:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow a6-a0$	Note:	page p. M3455AG8: p= M3455AGC: p=	0 to 63 p6=0 0 to 95 o over the stack	s because the maximum
BMLA _I	(Branch and Mark Long to address (D)+(A) i	 n page p)			
nstruc- ion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 0 0 1 1 0 0 0 0 2 0 3 0	16 2	2	-	-
	1 p6 p5 p4 0 0 p3 p2 p1 p0 2 2 p p	16 Grouping:	Subroutine call		
Opera- ion:	$(SP) \leftarrow (SP) + 1$ $(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR_2-DR_0, A_3-A_0)$	Note:	DR1 DR0 A3 A2 page p. M3455AG8: p= M3455AGC: p=	A1 A0)2 specified to 63 p6=0 to 95 o over the stack	s because the maximum
	Lear port D)				
nstruc- ion code	D ₉	Number of words	Number of cycles	Flag CY	Skip condition
Opera-	$(D) \leftarrow 1$	16 1	1	-	-
ion:			Input/Output op Sets (1) to port		
CMA (C	CoMplement of Accumulator)	Number of	Number of		
ion code	D9 D0	words	cycles	Flag CY	Skip condition
		16 1	1	-	-
Opera- tion:	$(A) \leftarrow (\overline{A})$	Description:	Arithmetic opera Stores the one's register A.		or register A's contents in

DEY (DEcrement register Y)				
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 1 1 2 0 1 7	1	1	-	(Y) = 15
Opera-	(Y) ← (Y) −1		RAM addresses		
tion:		i	s 15, the next i	ubtraction, whe	of register Y. n the contents of register Y ipped. When the contents of struction is executed.
DI (Dis	able Interrupt)	<u>I</u>			_
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 0 0 1 0 0 2 0 0 4 16	1	1	-	-
Opera- tion:	$(INTE) \leftarrow 0$	Grouping: I	nterrupt contro	operation	
		Description: Clears (0) to interrupt enable flag INTE, and disables interrupt. Note: Interrupt is disabled by executing the DI instruction a executing 1 machine cycle.			
DWDT	(Disable WatchDog Timer)	•			
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 0 1 1 0 0 2 2 9 C 16	1	1	-	-
Opera- tion:	Stop of watchdog timer function enabled		Other operation		
uon.			Stops the watch after executing		tion by the WRST instruction ruction.

	ble Interrupt)						
Instruc- tion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 0 0 1 0 1 2 0 0 5 16	1	1	-	-		
Opera-	(INTE) ← 1		nterrupt contro				
ion:		Description: Sets (1) to interrupt enable flag INTE, and enables the					
			nterrupt. nterrupt is enal	oled by executi	ng the EI instruction after		
			executing 1 mag		ŭ		
	Enable POF instruction)						
Instruc- tion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 1 0 1 1 1 0 1 1 2 0 5 B 16	1	1	-	-		
Opera- tion:	POF instruction or POF2 instruction valid	Grouping: Other operation Description: Makes the immediate after POF instruction or POF instruction valid by executing the EPOF instruction.					
IIOI1.							
			ristruction valid	by executing t	ne Er Or mstruction.		
IAPO (li	nput Accumulator from port P0)	l					
Instruc-		Number of	Number of	Flag CY	Skip condition		
tion code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles		·		
		1	1	=	<u>-</u>		
Opera- tion:	(A) ← (P0)		nput/Output op				
uon.		Description: 7	Transfers the in	put of port P0 t	to register A.		
	nput Accumulator from port P1)						
Instruc-		Number of	Number of	Flag CY	Skip condition		
tion code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles	ŭ	•		
		1	1	-	-		
Opera-	(A) ← (P1)		nput/Output op				
tion:		Description:	Transfers the in	put of port P1 t	to register A.		
		1					

IAP2 (I	nput Accumulator from port P2)						
Instruc-		Number of	Number of	Flag CY	Skip condition		
tion code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1	cycles 1	<u> </u>			
Opera-	(A) ← (P2)		nput/Output op	eration			
tion:	() . (-)	Description: Transfers the input of port P2 to the register A.					
ΙΔΡ3 (Ι	nput Accumulator from port P3)						
Instruc-		Number of	Number of	FI 0)/	Older and distant		
tion	D9 D0	words	cycles	Flag CY	Skip condition		
code	1 0 0 1 1 0 0 0 1 1 2 2 6 3 16	1	1	-	-		
Opera-	(A) ← (P3)	Grouping: Input/Output operation					
tion:		Description:	Transfers the in	put of port P3	to the register A.		
	Icrement register Y)						
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
code	0 0 0 0 0 1 0 0 1 1 2 0 1 3 16	1	1	_	(Y) = 0		
Opera-	(Y) ← (Y) + 1				(1) = 0		
tion:	(1) \ (1) \ 1	. •	RAM addresses		ster Y. As a result of addition,		
		V	when the conte	nts of register	Y is 0, the next instruction is		
			skipped. When nstruction is ex		f register Y is not 0, the next		
		,	nstruction is ex	ecutea.			
LA n (l	_oad n in Accumulator)						
Instruc-	· · · · · · · · · · · · · · · · · · ·	Number of	Number of	Flag CY	Skip condition		
tion	D9 D0	words	cycles	ı ıay C I	·		
code	0 0 0 1 1 1 1 n n n n 2 0 7 n 16	1	1	-	Continuous description		
Opera-	(A) ← n		Arithmetic opera				
tion:	n = 0 to 15				ediate field to register A.		
					continuously coded and exe- ion is executed and other LA		
			nstructions cod				

LXY x,	y (Load register X and Y with x and y)				
nstruc- ion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 1 x3 x2 x1 x0 y3 y2 y1 y0 2 3 x y 16	1	1	-	Continuous description
)pera- on:	$(X) \leftarrow x \ x = 0 \ \text{to } 15$ $(Y) \leftarrow y \ y = 0 \ \text{to } 15$	Description: L	he value y in th XY instructions	x in the imme e immediate fices are continuou Y instruction is	diate field to register X, and eld to register Y. When the usly coded and executed, executed and other LXY by are skipped.
	oad register Z with z)				
nstruc- on ode	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
	0 0 0 1 0 0 1 0 21 20 2 0 4 8 16	1	1	-	-
on:	$(Z) \leftarrow z z = 0 \text{ to } 3$	Grouping: F Description: L	diate field to register Z.		
nstruc- on	No OPeration) Do Do	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 0 0 0 0 0 0 0 0 2 0 0 0 16	1	1	-	-
Opera- ion:	(PC) ← (PC) + 1	Description: N	Other operation No operation; A remain unchang	dds 1 to progra	am counter value, and other
OPOA ((Output port P0 from Accumulator)	Number of	Number of	FI 0\/	Olin condition
on ode	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles 1	Flag CY	Skip condition
pera-	(P0) ← (A)		nput/Output op	eration	-
ion:		. •	Dutputs the con		er A to port P0.

nstruc-	(Output port P1 from Accumulator)	Number of	Number of	_, _,,	
ion	D ₉ D ₀	words	cycles	Flag CY	Skip condition
ode	1 0 0 0 1 0 0 0 1 16	1	1	-	-
oera- n:	(P1) ← (A)		nput/Output op		
•••		Description: 0	Outputs the con	itents of registe	r A to port P1.
P2A	(Output port P2 from Accumulator)				
nstruc- on	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 0 0 1 0 0 0 1 0 2 2 2 16	1	1	-	-
pera- on:	(P2) ← (A)	Grouping: I	nput/Output op	eration	
DP3A (Output po	(Output port P3 from Accumulator)				
struc-		Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 0 0 1 0 0 0 1 1 2 2 2 3 16	1	1	-	-
pera- on:	(P3) ← (A)	Grouping: I	nput/Output op	eration	
		bescription. C	Sulpuis the con	nents of the reg	ister A to port P3.
OR (IO	gical OR between accumulator and memory)	Number of	Number of	Flar CV	Chin and dition
on ode	D9 D0	words	cycles	Flag CY	Skip condition
	0 0 0 0 0 1 1 0 0 1 2 0 1 9 16	1	1	-	-
pera-	$(A) \leftarrow (A) OR (M(DP))$		Arithmetic opera		
opera- iion:		a			en the contents of registe I stores the result in regis

	ower OFf)	1			
nstruc- ion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 0 0 0 0 0 0 0 0 1 0 2 0 0 2 16	1	1	-	-
pera-	Transition to clock operating mode	Grouping: (Other operation		
on:		Note: I	POF2 instruction f the EPOF instruction	n after execution is not e	ating mode by executing the EPOF instruction. executed just before this quivalent to the NOP instru
OF2 (Power OFf2)				
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 0 0 0 0 1 0 0 0 2 0 0 8 16	1	1	-	-
pera- on:	Transition to RAM back-up mode	Grouping: 0	Other operation		
		Note: I	POF2 instruction f the EPOF instruction	n after execution is not e	up state by executing the ng the EPOF instruction. executed before executing is equivalent to the NOP
AR (R	Rotate Accumulator Right)	Number of	Number of	Flor CV	Chin can dition
on ode	$ \begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1	cycles 1	Flag CY 0/1	Skip condition
pera-	CY → A3A2A1A0	Grouping: /	Arithmetic opera		
on:	POT PROMETTING		Rotates 1 bit of contents of carr		f register A including the e right.
RBj(R	eset Bit)	Number of	Number of		
on ode	D9 D0	words	cycles	Flag CY	Skip condition
		1	1	-	-
opera- on:	$ (Mj(DP)) \leftarrow 0 $ $ j = 0 \text{ to } 3 $	Description: (Bit operation Clears (0) the o the immediate f		bit specified by the value j

Reset Bank flag)	Numberet	Number of				
D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition		
	1	1	-	-		
When TABPp instruction is executed, p6←0						
	ii I	nstruction is ex TABPp instruction	ecuted. This ins on.	struction is valid only for the		
eset Carry flag)						
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
	1	1	0	-		
$(CY) \leftarrow 0$	Grouping: Arithmetic operation					
	Number of	Number of	Flag CY	Skip condition		
1 0 1 0 0 0 1 1 0 0 2 2 8 C 16	words 1	cycles 1	-	<u> </u>		
(C) ← 0	Grouping: I	nput/Output op	eration			
poet port D apocified by register V)	Description: (Clears (0) to po	rt C.			
sset port D specified by register 1)	Number of	Number of	Flag CY	Skip condition		
D ₉ D ₀ 0 0 0 1 0 1 0 0 2 0 1 4 16	words	cycles		-		
$(D(Y)) \leftarrow 0$ $(Y) = 0 \text{ to } 7$	Description: (Note: (Clears (0) to a b Y) = 0 to 7. Do not execute	oit of port D spe			
	$\begin{array}{c c c c c c c c c c c c c c c c c c c $	Do	D ₀	Number of very lag CY Number of very lag CY Number of very lag CY		

•	Turn from subroutine)				
nstruc- ion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 0 1 0 0 0 1 0 0 1 6 1 6	1	2	-	-
Opera-	$(PC) \leftarrow (SK(SP))$	Grouping: F	Return operatio	n	
on:	(SP) ← (SP) −1	-	Returns from suine.	ibroutine to the	e routine called the subrou-
RTI (Re	Turn from Interrupt)	1			
Instruc-		Number of	Number of	Flag CY	Skip condition
tion code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1	cycles 1	-	-
Opera-	$(PC) \leftarrow (SK(SP))$	Grouping: F	L Return operatio	n	
ion:	(SP) ← (SP) – 1	Re sta th	eturns each val atus, NOP mod	ue of data poi de status by th ruction, regis	routine to main routine. nter (X, Y, Z), carry flag, sk ne continuous description ter A and register B to th
RTS (Re	eTurn from subroutine and Skip)				
nstruc- ion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code Operatio	0 0 0 1 0 0 0 1 2 0 4 5 16	1	2	-	Skip at uncondition
SP) ← (SP) – 1				e routine called the subrou- ction at uncondition.
RUPT (I	Reset UPT flag)				
Instruc- tion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 1 0 1 1 0 0 0 2 0 5 8 16	1	1	-	-
Code Opera- tion:					
	(UPTF) ←0	Grouping: (ther operation		
	(UPTF) ←0	Description: 0	•		t reference enable flag
	(UPTF) ←0	Description: (I	Clears (0) to the JPTF. Even when the	e high-order bitable reference order 2 bits of	•
ion: SB j (Se		Description: (I	Clears (0) to the JPTF. Even when the cuted, the high-	e high-order bitable reference order 2 bits of	e instruction (TABP p) is exc
SB j (Se	et Bit)	Description: (I	Clears (0) to the JPTF. Even when the cuted, the high-	e high-order bitable reference order 2 bits of	e instruction (TABP p) is exe
	D ₉ D ₀ D ₀ 0 0 1 0 1 1 1 1 j j 2 0 5 C +j 16	Description: C Note: E t Number of	Clears (0) to the UPTF. Even when the cuted, the high-ransferred to re	e high-order bi table reference order 2 bits of egister D.	e instruction (TABP p) is exe ROM reference data is not
SB j (Se Instruc- tion	et Bit)	Description: 0 Note: E Number of words 1 Grouping: E	Clears (0) to the DPTF. Even when the cuted, the high-ransferred to re Number of cycles 1 Bit operation	e high-order bi table reference order 2 bits of egister D. Flag CY	e instruction (TABP p) is ex ROM reference data is not

SBK (S	Set BanK flag)				
nstruc- ion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 0 1 0 0 0 0 0 1 2 0 4 1 16	1	1	-	-
Opera- ion:	When TABPp instruction is executed, p6←1	Grouping: A	Arithmetic opera	ation	
ion.		f	TABPp instruction of the TABPp in the TABPp	on is executed. nstruction.	es 64 to 127 when the This instruction is valid only d in M3455AG8.
SC (Se	et Carry flag)				
nstruc- ion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 0 0 0 0 0 1 1 1 2 0 0 7 16	1	1	1	-
Opera- ion:	(CY) ← 1	Grouping: A	Arithmetic opera	ation	
		Description.	Sets (1) to carry	may 01.	
SCP (S	Set Port C)	•			
nstruc- ion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 0 0 1 1 0 1 2 2 8 D 16	1	1	-	-
Opera-	(C) ← 1	Grouping: I	nput/Output op	eration	
•	et port D specified by register Y)				
nstruc- ion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 0 1 2 0 1 5 16	1	1	-	-
Opera-	$(D(Y)) \leftarrow 1$		nput/Output op		
iion.	ion: (Y) = 0 to 7		(Y) = 0 to 7.	this instruction	fied by register Y. if values except above are
	(Skip Equal, Accumulator with immediate data n)				
		Number of words	Number of cycles	Flag CY	Skip condition
ion	D9 D0	i	1 _		(A) = n
ion	0 0 0 0 1 0 0 1 0 1 2 0 2 5 16	2	2		n = 0 to 15
Instruc- tion code		Grouping: 0	Comparison ope		n = 0 to 15 the contents of register A is

nstruc-	(Skip Equal, Accumulator with Memory)	Number of	Number of		
ion	D9 D0	words	cycles	Flag CY	Skip condition
ode	0 0 0 0 1 0 0 1 1 0 2 0 2 6 16	1	1	-	(A) = (M(DP))
pera- on:	(A) = (M(DP))?	Grouping: (Comparison op	eration	
		E	equal to the cor	ntents of M(DP ext instruction v	when the contents of registe
NZ0 (Skip if Non Zero condition of external interrupt 0	request flag)			
nstruc- ion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 0 0 1 1 1 0 0 0 2 0 3 8 16	1	1	-	V10 = 0 : (EXF0) = 1
on:	V10 = 0 : (EXF0) = 1 ? (EXF0) ← 0	. •	nterrupt operat		
tion:	V1 ₀ = 1 : SNZ ₀ = NOP (V1 ₀ : bit 0 of the interrupt control register V1)	r E ii	next instruction EXF0 is "1". Wh nstruction.	when external nen the EXF0 f	he EXF0 flag and skips the 0 interrupt request flag lag is "0", executes the nex n is equivalent to the NOP
SNZI0 nstruc-	(Skip if Non Zero condition of external Interrupt 0	input pin) Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 1 1 0 1 0 2 0 3 A 16	1	1	-	I12 = 0 : (INT0) = "L" I12 = 1 : (INT0) = "H"
Opera-	I12 = 0 : (INT) = "L" ?	Grouping: I	nterrupt operat	ion	112 - 1 . (11410) - 11
iion:	I12 = 1 : (INT) = "H" ? (I12 : bit 2 of the interrupt control register I1)		NT pin is "L". E of INT pin is "H' When I12 = 1 : \$	xecutes the next Skips the next executes the next	instruction when the level of ext instruction when the level of instruction when the level of ext instruction when the level of the lev
	(Skip if Non Zero condition of Power down flag)				
nstruc- ion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 0 0 0 0 0 0 1 1 2 0 0 3 16	1	1	-	(P) = 1
	(P) = 1 ?		Other operation		
Opera- ion:			After skipping, t	he P flag rema	n the P flag is "1". ains unchanged. when the P flag is "0".

(Skip if Non Zero condition of Timer 1 interrupt r	equest flag)				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
1 0 1 0 0 0 0 0 0 0 2 2 8 0 16	1	1	-	V12 = 0 : (T1F) = 1	
` ,	Grouping:	Timer operation	1		
V12 = 1 : SNZT1 = NOP (V12 = bit 2 of interrupt control register V1)	r "	next instruction 1". When the T When V12 = 1 :	when timer 1 i 1F flag is "0," e	nterrupt request flag T1F is executes the next instruction	
* * *	l equest flag)				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	1	1	-	V13 = 0 : (T2F) = 1	
		•			
V13 = 1 : SNZT2 = NOP (V13 = bit 3 of interrupt control register V1)	r "	next instruction 1". When the T When V13 = 1 :	when timer 2 i 2F flag is "0", e	nterrupt request flag T2F is executes the next instruction	
* * *		Number of			
D ₉ D ₀	words	cycles	Flag CY	Skip condition	
	1	1	-	V20 = 0 : (T3F) = 1	
$(T3F) \leftarrow 0$ V20 = 1 : SNZT3 = NOP	Description: \	When V20 = 0: next instruction 1". When the T When V20 = 1:	Clears (0) to to when timer 3 if flag is "0", e	nterrupt request flag T3F is executes the next instruction	
	<u> </u>				
D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	1	1	-	V23 = 0 : (VDF) = 1	
(VDF) = 1?	Grouping: Other operation Description: Skips the next instruction when voltage drop detection cuit flag VDF is "1". Execute instruction when VDF in After skipping, the contents of VDF remains unchanged.				
	D ₉ D ₀ 1 0 0 0 0 0 0 0 0 2 2 8 0 16 V12 = 0 : (T1F) = 1 ? (T1F) ← 0 V12 = 1 : SNZT1 = NOP (V12 = bit 2 of interrupt control register V1) P(Skip if Non Zero condition of Timer 2 interrupt register V1) P(Skip if Non Zero condition of Timer 3 interrupt register V1) P(Skip if Non Zero condition of Timer 3 interrupt register V1) P(Skip if Non Zero condition of Timer 3 interrupt register V1) P(Skip if Non Zero condition of Timer 3 interrupt register V1) P(Skip if Non Zero condition of Voltage Detector 10 V20 = 1 : SNZT3 = NOP P(Skip if Non Zero condition of Voltage Detector 10 V20 = 1 : SNZT3 = NOP	Do	Number of vords Number of vords Number of vords Number of vords	Number of vordes Stag CY	

SRST (System ReSet)							
nstruc- ion D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
ode 0 0 0 0 0 0 0 0 0 1 2 0 0 1 16	1	1	-	-			
Opera- System reset	Grouping: 0	Other operation					
on:	Description: S	Description: System reset occurs.					
SUPT (Set UPT flag)							
nstruc- ion D9 D0	Number of words	Number of cycles	Flag CY	Skip condition			
ode 0 0 0 1 0 1 1 0 0 1 2 0 5 9 16		1	-	-			
Opera- (UPTF) ←1	Grouping: (L Other operation					
ion:	Description: Sets (1) to the high-order bit reference enable flag UPTF.						
		When the table reference instruction (TABP p) is executed, the high-order 2 bits of ROM reference data is transferred					
		o the low-order					
SVDE (Set Voltage Detector Enable flag)							
nstruc-	Number of	Number of	Flag CY	Skip condition			
on D ₉ D ₀ ode 1 0 1 0 0 1 0 0 1 1 2 2 3 3 4 5	words	cycles	1 lag 0 1	Only contained			
	1	1	-	-			
Opera- Voltage drop detection circuit valid at powerdown on: mode.		Other operation					
on medo.	Description: Voltage drop detection circuit is valid at powerdown mode (clock operating mode, RAM back-up mode) Note: This instruction can be used only for H version.						
SZB j (Skip if Zero, Bit)							
nstruc- on D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition			
oode 0 0 0 0 1 0 0 0 j j 2 0 2 j 16		1	-	(Mj(DP)) = 0 $j = 0 to 3$			
Opera- (Mj(DP)) = 0 ?	Grouping: E	Bit operation		, 0.00			
on: $j = 0 \text{ to } 3$	Description: Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0". Executes the next instruction when the contents of bit j of M(DP) is "1".						

MACHII	NE INSTRUCTIONS (INDEX BY ALPHABET) (co	ontinued)				
SZC (S	Skip if Zero, Carry flag)					
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 1 0 1 1 1 1 1 2 0 2 F 16	1	1	-	(CY) = 0	
Opera- ion:	(CY) = 0 ?	Description: \$	CY is "0". After skipping, t	nstruction whe	on the contents of carry flag nains unchanged. when the contents of the CY	
SZD (S	Skip if Zero, port D specified by register Y)					
nstruc- ion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	0 0 0 0 1 0 0 1 0 0 2 0 2 4 16	2	2	-	(D(Y)) = 0	
	0 0 0 0 1 0 1 0 1 1 2 0 2 B 16		nput/Output op			
Opera- tion:	(D(Y)) = 0 ? (Y) = 0 to 5	Note: (register Y is "0". s "1". (Y) = 0 to 5.	. Executes the this instruction	en a bit of port D specified by next instruction when the bi n if values except above are	
r1AB (nstruc- ion code	Transfer data to timer 1 and register R1 from Acc	Number of words	d register B) Number of cycles	Flag CY	Skip condition	
ouc	1 0 0 0 1 1 0 0 0 2 2 3 0 16	1	1	=	-	
Opera- tion:	$(T17-T14) \leftarrow (B)$ $(R17-R14) \leftarrow (B)$ $(T13-T10) \leftarrow (A)$ $(R13-R10) \leftarrow (A)$	Grouping: Timer operation Description: Transfers the contents of register B to the high-order 4 bit of timer 1 and timer 1 reload register R1. Transfers the contents of register A to the low-order 4 bits of timer 1 an timer 1 reload register R1.				
	Transfer data to timer 2 and register R2L from Ad	cumulator a	nd register B)			
nstruc- ion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
ode	1 0 0 0 1 1 0 0 0 1 2 2 3 1 16	1	1	-	-	
Opera- tion:	$(T27-T24) \leftarrow (B)$ $(R2L7-R2L4) \leftarrow (B)$ $(T23-T20) \leftarrow (A)$ $(R2L3-R2L0) \leftarrow (A)$	Grouping: Timer operation Description: Transfers the contents of register B to the high-order 4 bits (T27–T24) of timer 2 and the high-order 4 bits (R2L7–R2L4) of timer 2 reload register R2L. Transfers the contents of register A to the low-order 4 bits (T23–T20) of timer 2 and the low-order 4 bits (R2L3–R2L0) of timer 2 reload register R2.				

nstruc-	3 (Transfer data to register R2H from Accumulate	Number of	Number of	T			
ion	D9 D0	words	cycles	Flag CY	Skip condition		
ode	1 0 1 0 0 1 0 1 0 0 2 2 9 4 16	1	1	-	-		
pera-	$(R2H7-R2H4) \leftarrow (B)$		Timer operation				
tion: $(R2H_3-R2H_0) \leftarrow (A)$		Description: Transfers the contents of register B to the high-order 4 bit of timer 2 and timer 2 reload register R2H. Transfers the contents of register A to the low-order 4 bits of timer 2 and timer 2 reload register R2H.					
2R2L	(Transfer data to timer 2 from register R2L)						
nstruc- ion	D. D.	Number of words	Number of cycles	Flag CY	Skip condition		
ode	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	1	-	-		
Opera- (T27- tion:	$(T27\text{-}T20) \leftarrow (R2L7\text{-}R2L0)$	Grouping:	Timer operation				
		Description:	Transfers the co	ontents of reloa	d register R2L to timer 2.		
TAB (T	ransfer data to Accumulator from register B)	Number of words	Number of cycles	Flag CY	Skip condition		
ode	0 0 0 0 0 1 1 1 1 0 2 0 1 E 16	1	1	-	-		
Opera- ion:	(A) ← (B)	Grouping: Register to register transfer					
		Josephon			ter B to register A.		
	Transfer data to Accumulator and register B from		I Niverban of I	1			
nstruc- ion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
ode	1 0 0 1 1 1 0 0 0 0 2 2 7 0 16	1	1	-	-		
Opera- ion:	$ (B) \leftarrow (T17-T14) $ $ (A) \leftarrow (T13-T10) $	Grouping: Timer operation Description: Transfers the high-order 4 bits (T17–T14) of timer 1 to reg					
ion:		i	ster B.		(T17–T14) of timer 1 to reg		

TARS	INE INSTRUCTIONS (INDEX BY Transfer data to Accumulator and	, ,	,			
IABZ (,	register billom	Number of	Number of		
tion	D9 D0		words	cycles	Flag CY	Skip condition
code	1 0 0 1 1 1 0 0 0 1	2 2 7 1 16	1	1	-	-
)pera-	(B) ← (T27–T24)		Grouping: 7	imer operation		
on:	$(A) \leftarrow (T23-T20)$		Description: 7	ransfers the hi	gh-order 4 bits	(T27–T24) of timer 2 to reg
			٦ -	ster B. Fransfers the lo er A.	w-order 4 bits	(T23–T20) of timer 2 to regi
ГАВЕ	(Transfer data to Accumulator and	d reaister B from	register E)			
nstruc-		a regional B men	Number of	Number of	Flag CY	Skip condition
ion code	D ₉ D ₀		words	cycles	Tiay CT	Skip condition
	0 0 0 0 1 0 1 0 1 0	2 0 2 A 16	1	1	-	-
Opera- ion:	$(B) \leftarrow (E_7 - E_4)$ $(A) \leftarrow (E_3 - E_0)$		Grouping: F	Register to regi	ster transfer	
			"	5, and 10W		register E to register A.
ABP	p (Transfer data to Accumulator a	and register B fro	om Program r	nemory in pa	ge p)	
nstruc- ion	D ₉ D ₀		Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 1 0 p5 p4 p3 p2 p1 p0	2 0 8 p 16	1	3	-	-
Opera-	(SP) ← (SP) + 1	Grouping: Arith	metic operatio	n		
ion:	$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow p$ $(PCL) \leftarrow (DR2-DR0, A3-A0)$ $(B) \leftarrow (ROM(PC))7-4$ $(A) \leftarrow (ROM(PC))3-0$ $(UPTF) \leftarrow 1$ $(DR1, DR0) \leftarrow (ROM(PC))9, 8$ $(DR2) \leftarrow 0$ $(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$	0 ard regis orde bit (I Whe Note: p is Whe	e the ROM patisters A and D in er 2 bits (DR1, IDR2) of registern this instruction to 63 for M34	tern in address n page p. When DRo) of register r D. on is executed, 155AG8, and p on is executed,	(DR ₂ DR ₁ DR n UPTF is 1, T D, and "0" is s 1 stage of sta is 0 to 95 for N	to register A. These bits 7 to A3 A2 A1 A0)2 specified by ransfers bits 9, 8 to the low-stored to the least significant ck register (SK) is used. M3455AGC.
[ABPS	S (Transfer data to Accumulator a	nd register B fro	m Pre-Scaler	.)		
nstruc- ion	·		Number of words	Number of cycles	Flag CY	Skip condition
ode		2 2 7 5 16	1	1	-	-
Opera-	(B) ← (TPS7–TPS4)		Grouping: 1	I Timer operation	<u> </u>	<u> </u>
ion:	(A) ← (TPS3–TPS0)		Description: 7	ransfers the hi	gh-order 4 bits	of prescaler to register B. of prescaler to register A.
			i			

ΓAD (T	ransfer data to Accumulator from register D)				
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 0 1 0 1 0 0 0 1 2 0 5 1 16	1	1	-	-
pera-	$(A_2-A_0) \leftarrow (DR_2-DR_0)$	Grouping: F	Register to regis	ster transfer	
on:	(A3) ← 0	(Γransfers the co A2–A0) of regis 0" is stored to t	ter A.	eter D to the low-order 3 bit
	ransfer data to Accumulator from register I1)				
struc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 0 1 0 1 0 0 1 1 2 2 5 3 16	1	1	-	-
Opera-	(A) ← (I1)	Grouping: I	nterrupt operati	on	
on:			Fransfers the co	ontents of inter	rupt control register I1 to
struc-	Transfer data to Accumulator from register K0)	Number of words	Number of	Flag CY	Skip condition
on ode	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1	cycles 1	-	-
)pera-	(A) ← (K0)	Grouping: I	II nput/Output op	eration	
on:			Fransfers the co		on wakeup control register
AK1 (Transfer data to Accumulator from register K1)	Number of	Number of		
on	D9 D0	words	cycles	Flag CY	Skip condition
ode	1 0 0 1 0 1 1 0 0 1 2 2 5 9 16	1	1	-	-
on:	(A) ← (K1)		nput/Output op		
tion:			(1 to register A		on wakeup control register

TAK2 (Transfer data to Accumulator from register K2)	<u> </u>			
nstruc- ion	D. D.	Number of words	Number of cycles	Flag CY	Skip condition
ode	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	1	-	-
pera-	(A) ← (K2)	Grouping: I	nput/Output op	eration	
on:			Fransfers the cc <2 to register Α		on wakeup control register
-	Transfer data to Accumulator from register K3)				
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 0 1 0 1 1 0 1 1 2 2 5 B 16	1	1	-	-
pera-	(A) ← (K3)		nput/Output op		
on:			Fransfers the co		on wakeup control register
struc-	Fransfer data to Accumulator from register L1)	Number of	Number of	Flag CY	Skip condition
on ode	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1	cycles 1	-	-
Opera- ion:	(A) ← (L1)	Description:	CD operation Fransfers the coer A.	ontents of LCD	control register L1 to regis
	Transfer data to Accumulator from Memory)				
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 1 1 0 0 j j j j 2 2 C j 16	1	1	-	-
	$(A) \leftarrow (M(DP))$	Grouping: F	RAM to register	transfer	
on: (X	$(X) \leftarrow (X)EXOR(j)$ $j = 0 \text{ to } 15$	6	exclusive OR of	peration is perf	of M(DP) to register A, an formed between register X te field, and stores the resu

TAMR (Transfer data to Accumulator from register MR							
Instruc-	Number of	Number of	Flag CY	Skip condition			
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 16 1	cycles 1	-	-			
$\overline{\text{Opera-}} \text{ (A) } \leftarrow \text{ (MR)}$							
tion:		Clock operation		c control register MR to reg-			
		ster A.	ontents of clock	Control register with to reg			
TAPU0 (Transfer data to Accumulator from register P	110)						
Instruc-	Number of words	Number of	Flag CY	Skip condition			
codo []	16 1	cycles 1	-	-			
Opera- (A) \leftarrow (PU0)	Grouping: I	nput/Output op	eration				
tion:		Transfers the co	ontents of pull-	up control register PU0 to			
TAPU1 (Transfer data to Accumulator from register P							
Instruction D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition			
code	·	1	-	-			
Opera- $(A) \leftarrow (PU1)$ tion:		nput/Output op					
		Description: Transfers the contents of pull-up control register PU1 to register A.					
TAPU2 (Transfer data to Accumulator from register P Instruc-	U2) Number of	Number of					
tion D ₉ D ₀	words	cycles	Flag CY	Skip condition			
		1	-	-			
Opera- (A) \leftarrow (PU2) tion:		nput/Output op		up control register PU2 to			
		egister A.		-p			

TAPU3 (Transfer data to Accumulator from register PU3						
Instruc-	Number of	Number of	Flag CY	Skip condition		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1	cycles 1	-	- -		
Opera- (A) ← (PU3)	Grouping: I	nput/Output op	eration			
tion:	Description: Transfers the contents of pull-up control register					
	r	egister A.				
TASP (Transfer data to Accumulator from Stack Pointer)						
Instruc- tion D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition		
code 0 0 0 1 0 1 0 0 0 0 2 0 5 0 16	1	1	-	-		
Opera- $(A_2-A_0) \leftarrow (SP_2-SP_0)$ tion: $(A_3) \leftarrow 0$	Grouping: F					
lion. (A3) ← 0	C	k pointer (SP) to the low- A. register A.				
TAV1 (Transfer data to Accumulator from register V1) Instruction D9 D0 code 0 0 1 0 1 0 1 0 0 2 0 5 4 16	Number of words	Number of cycles	Flag CY	Skip condition		
0 0 0 1 0 1 0 1 0 0 2 0 0 7 16	1	1	-	-		
Opera- (A) \leftarrow (V1) tion:		nterrupt operat		rupt control register V1 to		
TAVO (Transfer data to Accumulator from register) (2)		egister A.				
TAV2 (Transfer data to Accumulator from register V2) Instruc-	Number of	Number of	Flar CV	Chin and dition		
tion D ₉ D ₀	words	cycles	Flag CY	Skip condition		
$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	1	1	-	-		
Onoro (A) (1/2)	Grouping: In	nterrupt operat	ion			

TAW1 (Transfer data to Accumulator from register W1)					
Instruc-	-	Number of	Number of	Flag CY	Skip condition	
tion code	D ₉ D ₀	words	cycles	1 10.9		
oode	1 0 0 1 0 0 1 0 1 1 2 2 4 B 16	1	1	-	-	
Opera-	(A) ← (W1)	Grouping:	Timer operation			
tion:		-		ntents of timer	control register W1 to regis-	
		t	er A.			
	Transfer data to Accumulator from register W2)	Number of	Number of	1		
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 0 1 0 0 1 1 0 0 ₂ 2 4 C ₁₆	1	1	_		
Opera-	(A) ← (W2)					
tion:	$(A) \leftarrow (VVZ)$		Fimer operation		control register W2 to regis-	
			er A.	interns of time	control register WZ to regis-	
TAW3 (Transfer data to Accumulator from register W3)	l			_	
Instruc-		Number of	Number of	Flag CY	Skip condition	
tion code	D ₉ D ₀	words	cycles			
code	1 0 0 1 0 0 1 1 0 1 2 2 4 D 16	1	1	-	-	
Opera-	(A) ← (W3)	Grouping: Timer operation				
tion:				ntents of timer	control register W3 to regis-	
		l	er A.			
TAW4	Transfer data to Accumulator from register W4)					
Instruc-	Transfer data to Accumulator from register W4)	Number of	Number of	FI 0\/	Older a condition	
tion	D ₉ D ₀	words	cycles	Flag CY	Skip condition	
code	1 0 0 1 0 0 1 1 0 0 2 2 4 E 16	1	1	-	-	
Opera-	(A) ← (W4)	Grouping:	Timer operation			
tion:		Description: Transfers the contents of timer control register W4 to regis				
		t	er A.			
	Transfer data to Accumulator from register W5)		N			
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
code	1 0 0 1 0 0 1 1 1 1 2 2 4 F 16	1	1	_		
Opera-	(A) ← (W5)					
tion:	$(r) \leftarrow (vvo)$		Fimer operation		control register W5 to regis-	
			er A.	ancino di IIIIEI	Control register vv3 to regis-	
		1				

•	ransfer data to Accumulator from register X)						
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
ode	0 0 0 1 0 1 0 0 1 0 2 0 5 2 16	1	1	-	-		
pera-	$(A) \leftarrow (X)$	Grouping: F	Register to regi	ster transfer			
on:		Description: 1	Transfers the co	ontents of regis	ter X to register A.		
AY (T	ransfer data to Accumulator from register Y)						
nstruc- on ode	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition		
Jue	0 0 0 0 0 1 1 1 1 1 2 0 1 F 16	1	1	-	-		
pera- on:	$(A) \leftarrow (Y)$	Grouping: Register to register transfer Description: Transfers the contents of register Y to register					
AZ (T struc-	ransfer data to Accumulator from register Z)	Number of	Number of				
on ode	D ₉ D ₀ D ₀ 0 0 1 0 1 0 0 1 1 2 0 5 3 16	words	cycles 1	Flag CY	Skip condition		
pera-	$(A1, A0) \leftarrow (Z1, Z0)$		Register to regi				
on:	(A ₃ , A ₂) ← 0	Description: 7	ransfers the co	ontents of register A. "0" is sto	ter Z to the low-order 2 bitered to the high-order 2 bitered to the high-order 2 bitered		
	Fransfer data to register B from Accumulator)			,			
struc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition		
	0 0 0 0 0 0 1 1 1 0 2 0 0 E 16	1	1	-	-		
ode Opera- ion:	(B) ← (A)		Register to registers the co		ter A to register B.		

TC1A (Transfer data to register C1 from Accumulator)				
nstruc- ion	De Do	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 1 0 1 0 1 0 0 0 2 2 A 8 16	1	1	-	-
pera-	$(C1) \leftarrow (A)$	Grouping: L	_CD control ope	eration	
on:			Fransfers the co	ontents of regis	ster A to the LCD control re
	Transfer data to register C2 from Accumulator)				
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 1 0 1 0 1 0 1 0 0 1 2 2 A 9 16	1	1	-	-
pera-	(C2) ← (A)	Grouping: L	_CD control ope	eration	
ion:		ster C2.	interna of regia	ster A to the LCD control re	
C3A (Transfer data to register C3 from Accumulator)				
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 0 0 1 0 0 1 0 0 1 6 16	1	1	-	-
Opera- ion:	(C3) ← (A)	Description:	CD control ope Fransfers the co ster C3.		ster A to the LCD control re
	ransfer data to register D from Accumulator)		1		
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	0 0 0 0 1 0 1 0 1 2 0 2 9 16	1	1	-	-
	$(DR2-DR0) \leftarrow (A2-A0)$		Register to regis		
Opera- tion:			Fransfers the co register A to reg		ow-order 3 bits (A2–A0) of

TEAB (Transfer data to register E from Accumulator and	l register B)			
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 0 1 1 0 1 0 2 0 1 A 16	1	1	-	-
Opera-	$(E_7-E_4) \leftarrow (B)$		Register to regis		
tion:	(E3−E0) ← (A)	la Id		ter E, and the	ster B to the high-order 4 bits contents of register A to the ister E.
	(Transfer data to register FR0 from Accumulator				
Instruc- tion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition
code	(FDS) (A)	1	1	-	-
Opera- tion:	$(FR0) \leftarrow (A)$		nput/Output op		
		c	control register		ter A to port output structure
	(Transfer data to register FR1 from Accumulator				
Instruc- tion code	D ₉	Number of words	Number of cycles	Flag CY	Skip condition
Opera-	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$	1 Grouping: I	1 nput/Output op	- eration	-
tion:		c	ransfers the co control register		ter A to port output structure
	(Transfer data to register FR2 from Accumulator				
Instruc- tion	D ₉ D ₀	Number of words	Number of cycles	Flag CY	Skip condition
code	(FD2) + (A)	1	1	-	-
Opera- tion:	$(FR2) \leftarrow (A)$		nput/Output op		4 ο ν Λ 4 ο ν ο ν 4 ο ν 4 ο 4 ο ν 4 ο 4 ν ν ο 4 ν ο 4
			ransfers the co		ter A to port output structure

TFR3A	(Transfer data to register FR3 from Accumulator	ontinued) ·)				
nstruc-	· · · · · · · · · · · · · · · · · · ·	Number of	Number of	Flag CY	Skip condition	
on ode	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1	cycles 1	-	-	
Opera-	(FR3) ← (A)	Grouping: I	nput/Output op	eration		
on:			Transfers the co control register		er A to port output structur	
	ransfer data to register I1 from Accumulator)					
nstruc- ion ode	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
	1 0 0 0 0 1 0 1 1 1 2 2 1 7 16	1	1	-	-	
on:	$(I1) \leftarrow (A)$		nterrupt operati		er A to interrupt control re	
	Transfer data to register K0 from Accumulator)					
nstruc- on ode	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
ouc	1 0 0 0 0 1 1 0 1 1 2 2 1 B 16	1	1	-	-	
Opera- ion:	(K0) ← (A)	Description:	nput/Output op Fransfers the co rol register K0.		er A to key-on wakeup cor	
	Transfer data to register K1 from Accumulator)	I Nimeles as of	I Niverban of I			
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition	
ode	1 0 0 0 0 1 0 1 0 0 2 2 1 4 16	1	1	-	-	
on:	$(K1) \leftarrow (A)$	Grouping: Input/Output operation				
Opera- tion:			ransiers the corol register K1.	interns of fegist	er A to key-on wakeup cor	

TK2A (Transfer data to register K2 from Accumulator)	•			
Instruc-	-	Number of	Number of	Flag CY	Skip condition
tion code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words 1	cycles 1	-	-
Opera-	(K2) ← (A)	Grouping: I	nput/Output op	eration	
tion:		Description: 1			ster A to key-on wakeup con-
TK3A (Transfer data to register K3 from Accumulator)				
Instruc-		Number of	Number of	Flag CY	Skip condition
tion code	D ₉ D ₀ D ₀ 1 0 1 1 0 0 2 2 2 C 16	words 1	cycles 1	-	-
Opera-	(K3) ← (A)	Grouping: I	l nput/Output op	eration	
tion:	Description: 7			ster A to key-on wakeup con-	
TL1A (Instruction code	Transfer data to register L1 from Accumulator) D9	Number of words	Number of cycles	Flag CY	Skip condition
Opera-	$(L1) \leftarrow (A)$	1	1	-	-
tion:		Description:	CD control ope		ster A to the LCD control reg-
TL2A (Transfer data to register L2 from Accumulator)	Number of	Number of		
tion	D9 D0	words	cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 1 0 1 1 2 2 0 B 16	1	1	-	-
Opera-	(L2) ← (A)		CD control ope		
tion:		-	Fransfers the co	ontents of regis	ster A to the LCD control reg-

ΓL3A (¯	Transfer data to register L3 from Accumulator)				
nstruc- ion	Do Do	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 0 0 0 0 1 1 0 0 2 2 0 C 16	1	1	-	-
pera-	(L3) ← (A)	Grouping: L	_CD control ope	eration	
on:		-	Fransfers the co	ontents of regis	ster A to the LCD control re
LCA (Transfer data to timer LC and register RLC from	Accumulator))		
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 0 0 0 0 1 1 0 1 2 2 0 D 16	1	1	-	-
on:	$ \begin{array}{l} (LC) \leftarrow (A) \\ (RLC) \leftarrow (A) \end{array} $		Timer control op		ster A to timer LC and reloa
MA j (Transfer data to Memory from Accumulator)	•			
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 1 0 1 1 j j j 2 2 B j 16	1	1	-	-
on:	$ \frac{(M(DP)) \leftarrow (A)}{(X) \leftarrow (X)EXOR(j)} $		RAM to register		
on.	j = 0 to 15	6	exclusive OR of	peration is perf	of register A to M(DP), an formed between register X te field, and stores the resu
	(Transfer data to register MR from Accumulator)				
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 0 0 0 1 0 1 1 0 2 2 1 6 16	1	1	-	-
pera-	$(MR) \leftarrow (A)$. •	Clock operation		
Opera- tion:			ransfers the co	ontents of regis	ster A to clock control regis-

MACITI	NE INSTRUCTIONS (INDEX BY ALPHABET) (co	Jillilueu)			
	(Transfer data to register PA from Accumulator)				
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 0 1 0 1 0 1 0 2 2 A A 16	1	1	-	-
Opera- tion:	$(PA_0) \leftarrow (A_0)$		Timer operation		
			Transfers the le		bit of register A (Ao) to timer
TPSAE	(Transfer data to Pre-Scaler and register RPS for	rom Accumula	ator and regis	ster B)	
Instruc-	,	Number of	Number of	Flag CY	Skip condition
tion code	D9 D0	words	cycles	1 lug 0 l	Chip definition
code	1 0 0 0 1 1 0 1 0 1 2 2 3 5 16	1	1	-	-
Opera- tion:	$ (RPS7-RPS4) \leftarrow (B) $ $ (TPS7-TPS4) \leftarrow (B) $	Grouping:	Timer operation		
	$(RPS3-RPS0) \leftarrow (A)$ $(TPS3-TPS0) \leftarrow (A)$	t	of prescaler and	d prescaler relored register A to the	ster B to the high-order 4 bits bad register RPS. Transfers e low-order 4 bits of d register RPS.
	(Transfer data to register PU0 from Accumulato	r)			
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code Opera-	$ \begin{array}{c c c c c c c c c c c c c c c c c c c $	1	1	-	-
tion:		Description:	nput/Output op Fransfers the co er PU0.		ster A to pull-up control regis-
TPU1A	(Transfer data to register PU1 from Accumulato	r)			
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 1 0 1 1 1 0 2 2 2 E 16	1	1	-	-
Opera- tion:	(PU1) ← (A)		nput/Output op		
uon.			Fransfers the co	ontents of regis	ster A to pull-up control regis-

TPU2A	(Transfer data to register PU2 from Accumulato	r)			
nstruc-	· ·	Number of	Number of	Flag CY	Skip condition
on ode	D ₉ D ₀ 1 0 1 1 1 1 2 2 2 F 16	words 1	cycles 1	-	<u> </u>
pera-	(PU2) ← (A)	Grouping: I	nput/Output op	eration	
on:			Γransfers the co	ontents of regis	ter A to pull-up control regi
	(Transfer data to register PU3 from Accumulato				
nstruc- on ode	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
Jue	1 0 0 0 0 0 1 0 0 0 2 2 1 0 8 16	1	1	-	-
pera- on:	(PU3) ← (A)		nput/Output op		ter A to pull-up control regi
		,	er PU3.		
R1AB	(Transfer data to register R1 from Accumulator	I and register E	3)		
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 0 0 1 1 1 1 1 1 2 2 3 F 16	1	1	-	-
Opera- on:	(R17-R14) ← (B) (R13-R10) ← (A)	Description: (R17-R14) of tin	ontents of regis ner 1 reload re the low-order 4	ter B to the high-order 4 bit gister R1, and the contents bits (R13–R10) of timer 1
	(Transfer data to register RG from Accumulator)				
nstruc- on	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
ode	1 0 0 0 0 1 0 0 1 2 2 0 9 16	1	1	-	-
	$(RG_2 - RG_0) \leftarrow (A_2 - A_0)$		Clock control op		
Operation:		Description: 1	Γransfers the co	ontents of regis	ter A to register RG.

	NE INSTRUCTIONS (INDEX BY ALPHABET) (co (Transfer data to register V1 from Accumulator)	- Intilitation			
Instruc-		Number of	Number of	Flam CV	Chin condition
tion code	D ₉ D ₀	words	cycles	Flag CY	Skip condition
		1	1	-	-
Opera- tion:	(V1) ← (A)		nterrupt operati		ter A to interrupt control reg-
			ster V1.	, and the second	, .
	Transfer data to register V2 from Accumulator)				
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	0 0 0 0 1 1 1 1 1 0 2 0 3 E 16	1	1	-	-
Opera- tion:	(V2) ← (A)		nterrupt operati		ter A to interrupt control reg-
		i	ster V2.		
TW1A	(Transfer data to register W1 from Accumulator)				
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 1 1 1 0 2 2 0 E 16	1	1	-	-
Operation:	(W1) ← (A)	Description: 7	Fimer operation Fransfers the co		ter A to timer control register
	(Transfer data to register W2 from Accumulator)				
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 0 0 0 0 1 1 1 1 2 2 0 F 16	1	1	-	-
Opera- tion:	$(W2) \leftarrow (A)$		Timer operation		
			ransters the co	mienis of regist	ter A to timer control register

	(Transfer data to register W3 from Accumulator)				
Instruc-	(Transfer data to register WS from Accumulator)	Number of	Number of	FI 0)/	OL: IV
tion	D ₉ D ₀	words	cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 0 0 0 0 2 2 1 0 16	1	1	-	-
Opera-	(W3) ← (A)		Timer operation		
tion:			Transfers the co W3.	ntents of regis	ter A to timer control register
		,	vv3.		
T\A/4 A	(Transfer data to register W4 from Accumulator)				
Instruc-	(Transfer data to register W4 from Accumulator)	Number of	Number of	Flar CV	Chin and dition
tion	D9 D0	words	cycles	Flag CY	Skip condition
code	1 0 0 0 0 1 0 0 1 1 2 2 1 1 1 16	1	1	-	-
Opera- tion:	(W4) ← (A)		Timer operation		
uon.			Transfers the co W4.	ontents of regis	ter A to timer control register
TW5A	(Transfer data to register W5 from Accumulator)				
Instruc-	(Transfer data to register we not in Accumulator)	Number of	Number of	Flag CY	Skip condition
tion code	D ₉ D ₀	words	cycles	- lay C1	OKIP CONTRIBUTION
	1 0 0 0 0 1 0 0 1 0 2 2 1 2 16	1	1	=	-
Opera- tion:	(W5) ← (A)		Timer operation		
		-	ransters the co W5.	ntents of regis	ter A to timer control register
TYA (T	ransfer data to register Y from Accumulator)				
Instruc-	idiloto dala to regioter i nom ricodinalator,	Number of	Number of	Flag CY	Skip condition
tion code	D ₉ D ₀	words	cycles	1 lag 0 l	OKIP CONTRIBUTI
	0 0 0 0 0 0 1 1 0 0 2 0 0 0 16	1	1	-	-
Opera- tion:	$(Y) \leftarrow (A)$		Register to regis		
		Description:	I ransfers the co	ontents of regis	ster A to register Y.
WRST	(Watchdog timer ReSeT)				
Instruc-		Number of	Number of	Flag CY	Skip condition
tion code	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	words	cycles	- i ag e i	·
		1	1	-	(WDF1) = 1
Opera- tion:	(WDF1) = 1 ? (WDF1) ← 0		Other operation		ad al l'action de la constitución de
	()				nd skips the next instruction IF1 is "1". When the WDF1
		f	flag is "0", exec	utes the next i	nstruction. Also, stops the
					executing the WRST ne DWDT instruction.

XAM j	(eXchange Accumulator and Memory data)				
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 1 0 1 j j j 2 2 D j 16	1	1	-	-
Opera- tion:	$(A) \leftarrow \rightarrow (M(DP))$ $(X) \leftarrow (X)EXOR(j)$		RAM to register		(11/22)
	j = 0 to 15	ŀ	of register A, ar	n exclusive OR er X and the va	of M(DP) with the contents operation is performed alue j in the immediate field, er X.
XAMD	j (eXchange Accumulator and Memory data and	Decrement re	egister Y and	skip)	
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 1 1 1 j j j j 2 2 F j 16	1	1	-	(Y) = 15
Opera- tion:	$ \begin{array}{l} (A) \leftarrow \to (M(DP)) \\ (X) \leftarrow (X)EXOR(j) \end{array} $	Grouping: I	RAM to register	rtransfer	
	j = 0 to 15 (Y) \leftarrow (Y) -1	i d	of register A, are petween register and stores the IS Subtracts 1 from As a result of signs 15, the next in	n exclusive OR er X and the varesult in registern the contents subtraction, when struction is sk	
XAMI i	(eXchange Accumulator and Memory data and I	ncrement red	ister Y and sl	kip)	
Instruc- tion	D9 D0	Number of words	Number of cycles	Flag CY	Skip condition
code	1 0 1 1 1 0 j j j j 2 2 E j 16	1	1	-	(Y) = 0
Opera-	$(A) \leftarrow \rightarrow (M(DP))$	Grouping: I	RAM to register	rtransfer	
tion:	$(X) \leftarrow (X)EXOR(j)$ j = 0 to 15 $(Y) \leftarrow (Y) + 1$	i i i i i i i i i i i i i i i i i i i	of register A, are petween register and stores the cand at the cand the conte	n exclusive OR er X and the va- result in registe ontents of regis nts of register the contents o	of M(DP) with the contents operation is performed alue j in the immediate field, er X. Ster Y. As a result of addition, Y is 0, the next instruction is f register Y is not 0, the next

MACHINE INSTRUCTIONS (INDEX BY TYPES)

Para	neter					lr	nstru	ction	cod	le					ir of	of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		kade notat		Number of words	Number of cycles	Function
	TAB	0	0	0	0	0	1	1	1	1	0	0	1	Е	1	1	(A) ← (B)
	ТВА	0	0	0	0	0	0	1	1	1	0	0	0	Ε	1	1	$(B) \leftarrow (A)$
	TAY	0	0	0	0	0	1	1	1	1	1	0	1	F	1	1	$(A) \leftarrow (Y)$
	TYA	0	0	0	0	0	0	1	1	0	0	0	0	С	1	1	$(Y) \leftarrow (A)$
ısfer	TEAB	0	0	0	0	0	1	1	0	1	0	0	1	Α	1	1	(E7–E4) ← (B) (E3–E0) ← (A)
Register to register transfer	TABE	0	0	0	0	1	0	1	0	1	0	0	2	Α	1	1	(B) ← (E7–E4) (A) ← (E3–E0)
to reç	TDA	0	0	0	0	1	0	1	0	0	1	0	2	9	1	1	$(DR2-DR0) \leftarrow (A2-A0)$
Register	TAD	0	0	0	1	0	1	0	0	0	1	0	5	1	1	1	$(A_2-A_0) \leftarrow (DR_2-DR_0)$ $(A_3) \leftarrow 0$
	TAZ	0	0	0	1	0	1	0	0	1	1	0	5	3	1	1	$(A_1, A_0) \leftarrow (Z_1, Z_0)$ $(A_3, A_2) \leftarrow 0$
	TAX	0	0	0	1	0	1	0	0	1	0	0	5	2	1	1	$(A) \leftarrow (X)$
	TASP	0	0	0	1	0	1	0	0	0	0	0	5	0	1	1	$ \begin{array}{l} (A2\text{-}A0) \leftarrow (SP2\text{-}SP0) \\ (A3) \leftarrow 0 \end{array} $
	LXY x, y	1	1	X 3	X 2	X 1	X 0	у3	y 2	y 1	y 0	3	Х	у	1	1	$(X) \leftarrow x \ x = 0 \text{ to } 15$ $(Y) \leftarrow y \ y = 0 \text{ to } 15$
RAM addresses	LZ z	0	0	0	1	0	0	1	0	Z 1	Z 0	0	4	8 +z	1	1	$(Z) \leftarrow z z = 0 \text{ to } 3$
RAM ad	INY	0	0	0	0	0	1	0	0	1	1	0	1	3	1	1	(Y) ← (Y) + 1
	DEY	0	0	0	0	0	1	0	1	1	1	0	1	7	1	1	$(Y) \leftarrow (Y) - 1$
	ТАМ ј	1	0	1	1	0	0	j	j	j	j	2	С	j	1	1	$ \begin{aligned} &(A) \leftarrow (M(DP)) \\ &(X) \leftarrow (X)EXOR(j) \\ &j = 0 \text{ to } 15 \end{aligned} $
sfer	XAM j	1	0	1	1	0	1	j	j	j	j	2	D	j	1	1	$ \begin{array}{l} \text{(A)} \longleftrightarrow \text{(M(DP))} \\ \text{(X)} \longleftrightarrow \text{(X)EXOR(j)} \\ \text{j} = 0 \text{ to } 15 \end{array} $
RAM to register transfer	XAMD j	1	0	1	1	1	1	j	j	j	j	2	F	j	1	1	$ \begin{array}{l} (A) \longleftrightarrow (M(DP)) \\ (X) \longleftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \longleftarrow (Y) - 1 \end{array} $
RAM to	XAMI j	1	0	1	1	1	0	j	j	j	j	2	Ε	j	1	1	$ \begin{array}{l} (A) \longleftrightarrow (M(DP)) \\ (X) \longleftarrow (X)EXOR(j) \\ j = 0 \text{ to } 15 \\ (Y) \longleftarrow (Y) + 1 \end{array} $
	ТМА ј	1	0	1	0	1	1	j	j	j	j	2	В	j	1	1	$(M(DP)) \leftarrow (A)$ $(X) \leftarrow (X)EXOR(j)$ j = 0 to 15

1		
Skip condition	Carry flag CY	Detailed description
	-	Transfers the contents of register B to register A.
-	-	Transfers the contents of register A to register B.
-	_	Transfers the contents of register Y to register A.
-	_	Transfers the contents of register A to register Y.
-	_	Transfers the contents of register B to the high-order 4 bits (E ₃ –E ₀) of register E, and the contents of register A to the low-order 4 bits (E ₃ –E ₀) of register E.
-	_	Transfers the high-order 4 bits (E7–E4) of register E to register B, and low-order 4 bits of register E to register A.
-	_	Transfers the contents of the low-order 3 bits (A2-A0) of register A to register D.
-	-	Transfers the contents of register D to the low-order 3 bits (A ₂ –A ₀) of register A. "0" is stored to the bit 3 (A ₃) of register A.
-	_	Transfers the contents of register Z to the low-order 2 bits (A ₁ , A ₀) of register A. "0" is stored to the high-order 2 bits (A ₃ , A ₂) of register A.
-	_	Transfers the contents of register X to register A.
-	_	Transfers the contents of stack pointer (SP) to the low-order 3 bits (A2–A0) of register A. "0" is stored to the bit 3 (A3) of register A.
Continuous description	_	Loads the value x in the immediate field to register X, and the value y in the immediate field to register Y. When the LXY instructions are continuously coded and executed, only the first LXY instruction is executed and other LXY instructions coded continuously are skipped.
-	-	Loads the value z in the immediate field to register Z.
(Y) = 0	-	Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. When the contents of register Y is not 0, the next instruction is executed.
(Y) = 15	_	Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
-	_	After transferring the contents of M(DP) to register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
-	-	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.
(Y) = 15	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Subtracts 1 from the contents of register Y. As a result of subtraction, when the contents of register Y is 15, the next instruction is skipped. When the contents of register Y is not 15, the next instruction is executed.
(Y) = 0	_	After exchanging the contents of M(DP) with the contents of register A, an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X. Adds 1 to the contents of register Y. As a result of addition, when the contents of register Y is 0, the next instruction is skipped. when the contents of register Y is not 0, the next instruction is executed.
_	-	After transferring the contents of register A to M(DP), an exclusive OR operation is performed between register X and the value j in the immediate field, and stores the result in register X.

Para			Instruction code												of o	of o	
Type of instructi	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		kade notat		Number of words	Number of cycles	Function
ons	LA n	0	0	0	1	1	1	n	n	n	n	0	7	n	1	1	(A) ← n
	LATI	O	U	U	'	'	'	"	"	"	"	0	,	"	•	•	n = 0 to 15
	TABP p	0	0	1	0	p5	p4	рз	p2	p1	po	0	8 +p	p	1	3	$\begin{split} (SP) &\leftarrow (SP) + 1 \\ (SK(SP)) &\leftarrow (PC) \\ (PCH) &\leftarrow p \text{ (Note 1)} \\ (PCL) &\leftarrow (DR2-DR0, A3-A0) \\ (B) &\leftarrow (ROM(PC))7-4 \\ (A) &\leftarrow (ROM(PC))3-0 \\ (UPTF) &= 1 \\ (DR1, DR0) &\leftarrow (ROM(PC))9, 8 \\ (DR2) &\leftarrow 0 \\ (PC) &\leftarrow (SK(SP)) \\ (SP) &\leftarrow (SP) - 1 \end{split}$
	AM	0	0	0	0	0	0	1	0	1	0	0	0	Α	1	1	$(A) \leftarrow (A) + (M(DP))$
peration	AMC	0	0	0	0	0	0	1	0	1	1	0	0	В	1	1	$(A) \leftarrow (A) + (M(DP)) + (CY)$ $(CY) \leftarrow Carry$
Arithmetic operation	An	0	0	0	1	1	0	n	n	n	n	0	6	n	1	1	$ (A) \leftarrow (A) + n $ $ n = 0 \text{ to } 15 $
	AND	0	0	0	0	0	1	1	0	0	0	0	1	8	1	1	$(A) \leftarrow (A) \text{ AND } (M(DP))$
	OR	0	0	0	0	0	1	1	0	0	1	0	1	9	1	1	$(A) \leftarrow (A) OR (M(DP))$
	sc	0	0	0	0	0	0	0	1	1	1	0	0	7	1	1	(CY) ← 1
	RC	0	0	0	0	0	0	0	1	1	0	0	0	6	1	1	(CY) ← 0
	SZC	0	0	0	0	1	0	1	1	1	1	0	2	F	1	1	(CY) = 0 ?
	СМА	0	0	0	0	0	1	1	1	0	0	0	1	С	1	1	$(A) \leftarrow \overline{(A)}$
	RAR	0	0	0	0	0	1	1	1	0	1	0	1	D	1	1	CY → A3A2A1A0
	SB j	0	0	0	1	0	1	1	1	j	j	0	5	C +j	1	1	$(Mj(DP)) \leftarrow 1$ j = 0 to 3
Bit operation	RB j	0	0	0	1	0	0	1	1	j	j	0	4	C +j	1	1	$(Mj(DP)) \leftarrow 0$ j = 0 to 3
Bit	SZB j	0	0	0	0	1	0	0	0	j	j	0	2	j	1	1	(Mj(DP)) = 0? j = 0 to 3

Note 1. M3455AG8: p=0 to 63 and M3455AGC: p=0 to 95.

-		
Skip condition	Carry flag CY	Detailed description
Continuous description	1	Loads the value n in the immediate field to register A. When the LA instructions are continuously coded and executed, only the first LA instruction is executed and other LA instructions coded continuously are skipped.
_	-	Transfers bits 7 to 4 to register B and bits 3 to 0 to register A. These bits 7 to 0 are the ROM pattern in address (DR ₂ DR ₁ DR ₀ A ₃ A ₂ A ₁ A ₀) ₂ specified by registers A and D in page p. When UPTF is 1, Transfers bits 9, 8 to the low-order 2 bits (DR ₁ , DR ₀) of register D, and "0" is stored to the least significant bit (DR ₂) of register D. When this instruction is executed, 1 stage of stack register (SK) is used.
-	-	Adds the contents of M(DP) to register A. Stores the result in register A. The contents of carry flag CY remains unchanged.
-	0/1	Adds the contents of M(DP) and carry flag CY to register A. Stores the result in register A and carry flag CY.
Overflow = 0	-	Adds the value n in the immediate field to register A, and stores a result in register A. The contents of carry flag CY remains unchanged. Skips the next instruction when there is no overflow as the result of operation. Executes the next instruction when there is overflow as the result of operation.
-	_	Takes the AND operation between the contents of register A and the contents of M(DP), and stores the result in register A.
-	-	Takes the OR operation between the contents of register A and the contents of M(DP), and stores the result in register A.
_	1	Sets (1) to carry flag CY.
_	0	Clears (0) to carry flag CY.
(CY) = 0	-	Skips the next instruction when the contents of carry flag CY is "0". Executes the next instruction when the contents of carry flag CY is "1". The contents of carry flag CY remains unchanged.
_	-	Stores the one's complement for register A's contents in register A.
-	0/1	Rotates 1 bit of the contents of register A including the contents of carry flag CY to the right.
-	-	Sets (1) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
-	-	Clears (0) the contents of bit j (bit specified by the value j in the immediate field) of M(DP).
(Mj(DP)) = 0 j = 0 to 3	-	Skips the next instruction when the contents of bit j (bit specified by the value j in the immediate field) of M(DP) is "0".
		Executes the next instruction when the contents of bit j of M(DP) is "1".

Para						lr	nstru	ction	cod	le					of	of	
meter	Mnemonic											He	kade	cim		ber c	Function
Type of instructi ons		D ₉	D8	D7	D ₆	D5	D4	Dз	D2	D1	D ₀		notat		Number words	Number of cycles	
	SEAM	0	0	0	0	1	0	0	1	1	0	0	2	6	1	1	(A) = (M(DP)) ?
uo u																	
paris	SEA n	0	0	0	0	1	0	0	1	0	1	0	2	5	2	2	(A) = n ? n = 0 to 15
Comparison operation																	
		0	0	0	1	1	1	n	n	n	n	0	7	n			
	Ва	0	1	1	a 6	a 5	a 4	a 3	a 2	a1	a 0	1	8 +a	а	1	1	(PCL) ← a6–a0
	BL p, a	0	0	1	1	1	D 4	na	n o	D 4	n 0	0	E	n	2	2	(PCH) ←p (Note 1)
ation	ы р, а	U	U	'	'	1	p4	рз	p2	рτ	p 0	U	+p	р	2	_	(PCh) ← p(Note 1) (PCL) ← a6–a0
Branch operation		1	p ₆	p 5	a 6	a 5	a 4	a 3	a 2	aı	a 0	2	а	а			
ranch	BLA p	0	0	0	0	0	1	0	0	0	0	0	1	0	2	2	(PCн) ← p (Note 1)
B																	(PCL) ← (DR2–DR0, A3–A0)
		1	p ₆	p 5	p 4	0	0	рз	p2	p 1	p ₀	2	р	р			
	ВМа	0	1	0	a 6	a 5	a 4	a 3	a 2	a ₁	a 0	1	а	а	1	1	(SP) ← (SP) + 1
																	$(SK(SP)) \leftarrow (PC)$ $(PCH) \leftarrow 2$
ion																	(PCL) ← a6-a0
perati	BML p, a	0	0	1	1	0	p 4	рз	p2	p 1	p ₀	0	С	р	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
ine o													+p				(PCH) ← p (Note 1)
Subroutine operation		1	p ₆	p 5	a 6	a 5	a 4	a 3	a 2	а1	a 0	2	а	а			(PCL) ← a6–a0
Su	BMLA p	0	0	0	0	1	1	0	0	0	0	0	3	0	2	2	(SP) ← (SP) + 1 (SK(SP)) ← (PC)
		1	p ₆	p 5	p 4	0	0	рз	p 2	p 1	p 0	2	р	р			(PCH) ← p (Note 1) (PCL) ← (DR2–DR0, A3–A0)
	DTI	0								4		_					
	RTI	0	0	0	1	0	0	0	1	1	0	0	4	6	1	1	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
Return operation																	
oper	RT	0	0	0	1	0	0	0	1	0	0	0	4	4	1	2	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
eturn	570		_	_		_	_			-	_			_	_		
«	RTS	0	0	0	1	0	0	0	1	0	1	0	4	5	1	2	$(PC) \leftarrow (SK(SP))$ $(SP) \leftarrow (SP) - 1$
	1 M2455A																

Note 1. M3455AG8: p=0 to 63 and p6=0, and M3455AGC: p=0 to 95.

Skip condition	Carry flag CY	Detailed description
(A) = (M(DP))		Skips the next instruction when the contents of register A is equal to the contents of M(DP). Executes the next instruction when the contents of register A is not equal to the contents of M(DP).
(A) = n n = 0 to 15	ı	Skips the next instruction when the contents of register A is equal to the value n in the immediate field. Executes the next instruction when the contents of register A is not equal to the value n in the immediate field.
_	-	Branch within a page : Branches to address a in the identical page.
-	-	Branch out of a page : Branches to address a in page p.
-	-	Branch out of a page: Branches to address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
_	_	Call the subroutine in page 2 : Calls the subroutine at address a in page 2.
-	-	Call the subroutine : Calls the subroutine at address a in page p.
-	ı	Call the subroutine: Calls the subroutine at address (DR2 DR1 DR0 A3 A2 A1 A0)2 specified by registers D and A in page p.
-	_	Returns from interrupt service routine to main routine. Returns each value of data pointer (X, Y, Z), carry flag, skip status, NOP mode status by the continuous description of the LA/LXY instruction, register A and register B to the states just before interrupt.
_	-	Returns from subroutine to the routine called the subroutine.
Skip at uncondition	-	Returns from subroutine to the routine called the subroutine, and skips the next instruction at uncondition.

Para						Ir	nstru	ction	cod	le					Jc	Jc	
meter	Mnemonic	_	_	_	_	_	_	_	_	_	_	He	kade	cim	Number of words	Number of cycles	Function
Type of instructions		D9	D8	D7	D ₆	D5	D4	D 3	D2	D1	D 0		notat		Nun	Nun C)	
	DI	0	0	0	0	0	0	0	1	0	0	0	0	4	1	1	(INTE) ← 0
	EI	0	0	0	0	0	0	0	1	0	1	0	0	5	1	1	(INTE) ← 1
	SNZ0	0	0	0	0	1	1	1	0	0	0	0	3	8	1	1	V10 = 0: (EXF0) = 1 ? (EXF0) \leftarrow 0 V10 = 1: SNZ0 = NOP
uo	SNZI0	0	0	0	0	1	1	1	0	1	0	0	3	Α	1	1	l12 = 0 : (INT) = "L"?
Interrupt operation																	I12 = 1 : (INT) = "H"?
errupt	TAV1	0	0	0	1	0	1	0	1	0	0	0	5	4	1	1	(A) ← (V1)
Inte	TV1A	0	0	0	0	1	1	1	1	1	1	0	3	F	1	1	(V1) ← (A)
	TAV2	0	0	0	1	0	1	0	1	0	1	0	5	5	1	1	(A) ← (V2)
	TV2A	0	0	0	0	1	1	1	1	1	0	0	3	Е	1	1	(V2) ← (A)
	TAI1	1	0	0	1	0	1	0	0	1	1	2	5	3	1	1	(A) ← (I1)
	TI1A	1	0	0	0	0	1	0	1	1	1	2	1	7	1	1	(I1) ← (A)
	TPAA	1	0	1	0	1	0	1	0	1	0	2	Α	Α	1	1	(PA) ← (A)
	TAW1	1	0	0	1	0	0	1	0	1	1	2	4	В	1	1	(A) ← (W1)
	TW1A	1	0	0	0	0	0	1	1	1	0	2	0	E	1	1	(W1) ← (A)
	TAW2	1	0	0	1	0	0	1	1	0	0	2	4	С	1	1	(A) ← (W2)
ion	TW2A	1	0	0	0	0	0	1	1	1	1	2	0	F	1	1	(W2) ← (A)
perat	TAW3	1	0	0	1	0	0	1	1	0	1	2	4	D	1	1	(A) ← (W3)
Timer operation	TW3A	1	0	0	0	0	1	0	0	0	0	2	1	0	1	1	(W3) ← (A)
=	TAW4	1	0	0	1	0	0	1	1	1	0	2	4	E	1	1	(A) ← (W4)
	TW4A	1	0	0	0	0	1	0	0	0	1	2	1	1	1	1	(W4) ← (A)
	TAW5	1	0	0	1	0	0	1	1	1	1	2	4	F	1	1	(A) ← (W5)
	TW5A	1	0	0	0	0	1	0	0	1	0	2	1	2	1	1	(W5) ← (A)

Skip condition	Carry flag CY	Detailed description
-	_	Clears (0) to interrupt enable flag INTE, and disables the interrupt.
-	_	Sets (1) to interrupt enable flag INTE, and enables the interrupt.
V10 = 0 : (EXF0) = 1	_	When $V10 = 0$: Clears (0) to the EXF0 flag and skips the next instruction when external 0 interrupt request flag EXF0 is "1". When the EXF0 flag is "0", executes the next instruction. When $V10 = 1$: This instruction is equivalent to the NOP instruction. (V10: bit 0 of interrupt control register V1)
(INT) = "L" However, I12 = 0	_	When I12 = 0: Skips the next instruction when the level of INT pin is "L". Executes the next instruction when the level of INT0 pin is "H".
(INT) = "H" However, I12 = 1		When I12 = 1: Skips the next instruction when the level of INT pin is "H". Executes the next instruction when the level of INT0 pin is "L". (I12: bit 2 of interrupt control register I1)
-	_	Transfers the contents of interrupt control register V1 to register A.
-	_	Transfers the contents of register A to interrupt control register V1.
_	_	Transfers the contents of interrupt control register V2 to register A.
-	_	Transfers the contents of register A to interrupt control register V2.
-	_	Transfers the contents of interrupt control register I1 to register A.
-	_	Transfers the contents of register A to interrupt control register I1.
-	_	Transfers the contents of register A (A ₀) to timer control register PA.
-	_	Transfers the contents of timer control register W1 to register A.
-	_	Transfers the contents of register A to timer control register W1.
-	_	Transfers the contents of timer control register W2 to register A.
-	_	Transfers the contents of register A to timer control register W2.
-	_	Transfers the contents of timer control register W3 to register A.
	_	Transfers the contents of register A to timer control register W3.
-	_	Transfers the contents of timer control register W4 to register A.
-	_	Transfers the contents of register A to timer control register W4.
-	_	Transfers the contents of timer control register W5 to register A.
	_	Transfers the contents of register A to timer control register W5.

Para						lr	nstru	ction	coc	le					of	of	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		xade notat		Number words	Number of cycles	Function
	TABPS	1	0	0	1	1	1	0	1	0	1	2	7	5	1	1	(B) ← (TPS7–TPS4) (A) ← (TPS3–TPS0)
	TPSAB	1	0	0	0	1	1	0	1	0	1	2	3	5	1	1	$(RPS7-RPS4) \leftarrow (B)$ $(TPS7-TPS4) \leftarrow (B)$ $(RPS3-RPS0) \leftarrow (A)$ $(TPS3-TPS0) \leftarrow (A)$
	TAB1	1	0	0	1	1	1	0	0	0	0	2	7	0	1	1	(B) ← (T17–T14) (A) ← (T13–T10)
	T1AB	1	0	0	0	1	1	0	0	0	0	2	3	0	1	1	$(R17-R14) \leftarrow (B)$ $(T17-T14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$ $(T13-T10) \leftarrow (A)$
	TR1AB	1	0	0	0	1	1	1	1	1	1	2	3	F	1	1	$(R17-R14) \leftarrow (B)$ $(R13-R10) \leftarrow (A)$
	TAB2	1	0	0	1	1	1	0	0	0	1	2	7	1	1	1	(B) ← (T27–T24) (A) ← (T23–T20)
Timer operation	T2AB	1	0	0	0	1	1	0	0	0	1	2	3	1	1	1	$(R2L7-R2L4) \leftarrow (B)$ $(T27-T24) \leftarrow (B)$ $(R2L3-R2L0) \leftarrow (A)$ $(T23-T20) \leftarrow (A)$
	Т2НАВ	1	0	1	0	0	1	0	1	0	0	2	9	4	1	1	(R2H7–R2H4) ← (B) (R2H3–R2H0) ← (A)
	T2R2L	1	0	1	0	0	1	0	1	0	1	2	9	5	1	1	(T27) ← (R2L)
	TLCA	1	0	0	0	0	0	1	1	0	1	2	0	D	1	1	$(RLC) \leftarrow (A)$ $(TLC) \leftarrow (A)$
	SNZT1	1	0	1	0	0	0	0	0	0	0	2	8	0	1	1	V12 = 0 : (T1F) = 1 ? After skipping, (T1F) \leftarrow 0 V12 = 1 : SNZT1=NOP
	SNZT2	1	0	1	0	0	0	0	0	0	1	2	8	1	1	1	V13 = 0 : (T2F) = 1 ? After skipping, (T2F) ← 0 V13 = 1 : SNZT2=NOP
	SNZT3	1	0	1	0	0	0	0	0	1	0	2	8	2	1	1	V20 = 0: (T3F) = 1 ? After skipping, (T3F) \leftarrow 0 V20 = 1: SNZT3=NOP

Skip condition	Carry flag CY	Detailed description
_	_	Transfers the high-order 4 bits of prescaler to register B. Transfers the low-order 4 bits of prescaler to register A.
_	_	Transfers the contents of register B to the high-order 4 bits of prescaler and prescaler reload register RPS. Transfers the contents of register A to the low-order 4 bits of prescaler and prescaler reload register RPS.
-	_	Transfers the high-order 4 bits (T17–T14) of timer 1 to register B. Transfers the low-order 4 bits (T13–T10) of timer 1 to register A.
_	_	Transfers the contents of register B to the high-order 4 bits of timer 1 and timer 1 reload register R1L. Transfers the contents of register A to the low-order 4 bits of timer 1 and timer 1 reload register R1L.
-	_	Transfers the contents of register B to the high-order 4 bits (R17–R14) of reload register R1, and the contents of register A to the low-order 4 bits (R13–R10) of reload register R1.
-	_	Transfers the high-order 4 bits (T27–T24) of timer 2 to register B. Transfers the low-order 4 bits (T23–T20) of timer 2 to register A.
_	_	Transfers the contents of register B to the high-order 4 bits (R2L7–R2L4) of timer 2 and timer 2 reload register R2L. Transfers the contents of register A to the low-order 4 bits (R2L3–R2L0) of timer 2 and timer 2 reload register R2L.
-	-	Transfers the contents of register B to the high-order 4 bits (R2H7–R2H4) of timer 2 and timer 2 reload register R2H. Transfers the contents of register A to the low-order 4 bits (R2H3–R2H0) of timer 2 and timer 2 reload register R2H.
_	_	Transfers the contents of timer 2 reload register R2L to timer 2.
-	_	Transfers the contents of register A to timer LC and reload register RLC.
V12 = 0 : (T1F) = 1	_	When $V12 = 0$: Clears (0) to the T1F flag and skips the next instruction when timer 1 interrupt request flag T1F is "1". When the T1F flag is "0", executes the next instruction. When $V12 = 1$: This instruction is equivalent to the NOP instruction. (V12: bit 2 of interrupt control register V1)
V13 = 0 : (T2F) = 1	_	When V13 = 0 : Clears (0) to the T2F flag and skips the next instruction when timer 2 interrupt request flag T2F is "1". When the T2F flag is "0", executes the next instruction. When V13 = 1 : This instruction is equivalent to the NOP instruction. (V13: bit 3 of interrupt control register V1)
V20 = 0 : (T3F) = 1	_	When $V20 = 0$: Clears (0) to the T3F flag and skips the next instruction when timer 3 interrupt request flag T3F is "1". When the T3F flag is "0", executes the next instruction. When $V20 = 1$: This instruction is equivalent to the NOP instruction. (V20: bit 0 of interrupt control register V2)

Para		Instruction code												of	of		
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	D ₃	D ₂	D1	D ₀		kade notat		Number of words	Number of cycles	Function
	IAP0	1	0	0	1	1	0	0	0	0	0	2	6	0	1	1	(A) ← (P0)
	OP0A	1	0	0	0	1	0	0	0	0	0	2	2	0	1	1	(P0) ← (A)
	IAP1	1	0	0	1	1	0	0	0	0	1	2	6	1	1	1	(A) ← (P1)
	OP1A	1	0	0	0	1	0	0	0	0	1	2	2	1	1	1	(P1) ← (A)
	IAP2	1	0	0	1	1	0	0	0	1	0	2	6	2	1	1	(A) ← (P2)
	OP2A	1	0	0	0	1	0	0	0	1	0	2	2	2	1	1	(P2) ← (A)
	IAP3	1	0	0	1	1	0	0	0	1	1	2	6	3	1	1	(A) ← (P3)
	OP3A	1	0	0	0	1	0	0	0	1	1	2	2	3	1	1	(P3) ← (A)
	CLD	0	0	0	0	0	1	0	0	0	1	0	1	1	1	1	(D) ← 1
	RD	0	0	0	0	0	1	0	1	0	0	0	1	4	1	1	$ \begin{array}{l} (D(Y)) \leftarrow 0 \\ (Y) = 0 \text{ to } 7 \end{array} $
	SD	0	0	0	0	0	1	0	1	0	1	0	1	5	1	1	$ \begin{array}{l} (D(Y)) \leftarrow 1 \\ (Y) = 0 \text{ to } 7 \end{array} $
Input/Output operation	SZD	0	0	0	0	1	0	0	1	0	0	0	2	4	2	2	(D(Y)) = 0? (Y) = 0 to 5
ıt ope		0	0	0	0	1	0	1	0	1	1	0	2	В			
Outpu	RCP	1	0	1	0	0	0	1	1	0	0	2	8	С	1	1	(C) ← 0
Input/	SCP	1	0	1	0	0	0	1	1	0	1	2	8	D	1	1	(C) ← 1
	TFR0A	1	0	0	0	1	0	1	0	0	0	2	2	8	1	1	(FR0) ← (A)
	TFR1A	1	0	0	0	1	0	1	0	0	1	2	2	9	1	1	(FR1) ← (A)
	TFR2A	1	0	0	0	1	0	1	0	1	0	2	2	Α	1	1	(FR2) ← (A)
	TFR3A	1	0	0	0	1	0	1	0	1	1	2	2	В	1	1	(FR3) ← (A)
	TAPU0	1	0	0	1	0	1	0	1	1	1	2	5	7	1	1	(A) ← (PU0)
	TPU0A	1	0	0	0	1	0	1	1	0	1	2	2	D	1	1	$(PU0) \leftarrow (A)$
	TAPU1	1	0	0	1	0	1	1	1	1	0	2	5	E	1	1	(A) ← (PU1)
	TPU1A	1	0	0	0	1	0	1	1	1	0	2	2	E	1	1	(PU1) ← (A)
	TAPU2	1	0	0	1	0	1	1	1	1	1	2	5	F	1	1	(A) ← (PU2)
	TPU2A	1	0	0	0	1	0	1	1	1	1	2	2	F	1	1	(PU2) ← (A)
	TAPU3	1	0	0	1	0	1	1	1	0	1	2	5	D	1	1	(A) ← (PU3)
	TPU3A	1	0	0	0	0	0	1	0	0	0	2	0	8	1	1	(PU3) ← (A)

Skip condition	Carry flag CY	Detailed description
-	_	Transfers the input of port P0 to register A.
-	_	Outputs the contents of register A to port P0.
-	_	Transfers the input of port P1 to register A.
-	_	Outputs the contents of register A to port P1.
-	-	Transfers the input of port P2 to the register A.
-	_	Outputs the contents of the register A to port P2.
-	_	Transfers the input of port P3 to the register A.
-	_	Outputs the contents of the register A to port P3.
-	_	Sets (1) to port D.
-	_	Clears (0) to a bit of port D specified by register Y.
-	_	Sets (1) to a bit of port D specified by register Y.
(D(Y)) = 0 Y = 0 to 4	-	Skips the next instruction when a bit of port D specified by register Y is "0". Executes the next instruction when a bit of port D specified by register Y is "1".
-	_	Clears (0) to port C.
-	_	Sets (1) to port C.
-	_	Transfers the contents of register A to port output structure control register FR0.
-	_	Transfers the contents of register A to port output structure control register FR1.
-	_	Transfers the contents of register A to port output structure control register FR2.
-	_	Transfers the contents of register A to port output structure control register FR3.
-	_	Transfers the contents of pull-up control register PU0 to register A.
-	_	Transfers the contents of register A to pull-up control register PU0.
-	_	Transfers the contents of pull-up control register PU1 to register A.
-	_	Transfers the contents of register A to pull-up control register PU1.
-	_	Transfers the contents of pull-up control register PU2 to register A.
-	_	Transfers the contents of register A to pull-up control register PU2.
-	_	Transfers the contents of pull-up control register PU3 to register A.
_	_	Transfers the contents of register A to pull-up control register PU3.

Para meter						lr	nstru	ction	coc	le					r of s	r of s	
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		kade notat		Number words	Number of cycles	Function
	TAK0	1	0	0	1	0	1	0	1	1	0	2	5	6	1	1	(A) ← (K0)
	TK0A	1	0	0	0	0	1	1	0	1	1	2	1	В	1	1	(K0) ← (A)
ation	TAK1	1	0	0	1	0	1	1	0	0	1	2	5	9	1	1	(A) ← (K1)
Input/Output operation	TK1A	1	0	0	0	0	1	0	1	0	0	2	1	4	1	1	(K1) ← (A)
utput	TAK2	1	0	0	1	0	1	1	0	1	0	2	5	Α	1	1	(A) ← (K2)
put/C	TK2A	1	0	0	0	0	1	0	1	0	1	2	1	5	1	1	(K2) ← (A)
	TAK3	1	0	0	1	0	1	1	0	1	1	2	5	В	1	1	(A) ← (K3)
	TK3A	1	0	0	0	1	0	1	1	0	0	2	2	С	1	1	(K3) ← (A)
	TAL1	1	0	0	1	0	0	1	0	1	0	2	4	Α	1	1	(A) ← (L1)
	TL1A	1	0	0	0	0	0	1	0	1	0	2	0	Α	1	1	(L1) ← (A)
io	TL2A	1	0	0	0	0	0	1	0	1	1	2	0	В	1	1	(L2) ← (A)
LCD operation	TL3A	1	0	0	0	0	0	1	1	0	0	2	0	С	1	1	(L3) ← (A)
CCD	TC1A	1	0	1	0	1	0	1	0	0	0	2	Α	8	1	1	(C1) ← (A)
	TC2A	1	0	1	0	1	0	1	0	0	1	2	Α	9	1	1	(C2) ← (A)
	ТСЗА	1	0	0	0	1	0	0	1	1	0	2	2	6	1	1	(C3) ← (A)
noi	TAMR	1	0	0	1	0	1	0	0	1	0	2	5	2	1	1	$(A) \leftarrow (MR)$
perat	TMRA	1	0	0	0	0	1	0	1	1	0	2	1	6	1	1	$(MR) \leftarrow (A)$
Clock operation	TRGA	1	0	0	0	0	0	1	0	0	1	2	0	9	1	1	$(RG_2 \text{-} RG_0) \leftarrow (A_2 \text{-} A_0)$

Skip condition	Carry flag CY	Detailed description
-	-	Transfers the contents of key-on wakeup control register K0 to register A.
-	_	Transfers the contents of register A to key-on wakeup control register K0.
-	_	Transfers the contents of key-on wakeup control register K1 to register A.
-	-	Transfers the contents of register A to key-on wakeup control register K1.
-	_	Transfers the contents of key-on wakeup control register K2 to register A.
-	_	Transfers the contents of register A to key-on wakeup control register K2.
-	_	Transfers the contents of key-on wakeup control register K3 to register A.
-	_	Transfers the contents of register A to key-on wakeup control register K3.
-	_	Transfers the contents of the LCD control register L1 to register A.
-	_	Transfers the contents of register A to the LCD control register L1.
-	_	Transfers the contents of register A to the LCD control register L2.
-	_	Transfers the contents of register A to the LCD control register L3.
_	_	Transfers the contents of register A to the LCD control register C1.
_	_	Transfers the contents of register A to the LCD control register C2.
_	_	Transfers the contents of register A to the LCD control register C3.
-	_	Transfers the contents of clock control regiser MR to register A.
_	_	Transfers the contents of register A to clock control register MR.
_	_	Transfers the contents of register A to clock control register RG.

Para meter						lr	nstru	ruction code								er of			
Type of instructions	Mnemonic	D9	D8	D7	D6	D5	D4	Dз	D2	D1	D ₀		xade notat		Number of words	Number of cycles	Function		
	NOP	0	0	0	0	0	0	0	0	0	0	0	0	0	1	1	(PC) ← (PC) + 1		
	POF	0	0	0	0	0	0	0	0	1	0	0	0	2	1	1	Transition to clock operating mode		
	POF2	0	0	0	0	0	0	1	0	0	0	0	0	8	1	1	Transition to RAM back-up mode		
	EPOF	0	0	0	1	0	1	1	0	1	1	0	5	В	1	1	POF or POF2 instruction valid		
	SNZP	0	0	0	0	0	0	0	0	1	1	0	0	3	1	1	(P) = 1 ?		
	WRST	1	0	1	0	1	0	0	0	0	0	2	Α	0	1	1	(WDF1) = 1 ? (WDF1) ← 0		
ation	DWDT	1	0	1	0	0	1	1	1	0	0	2	9	С	1	1	Stop of watchdog timer function enabled		
opera	SRST	0	0	0	0	0	0	0	0	0	1	0	0	1	1	1	System reset		
Other operation	RUPT	0	0	0	1	0	1	1	0	0	0	0	5	8	1	1	$(UPTF) \leftarrow 0$		
	SUPT	0	0	0	1	0	1	1	0	0	1	0	5	9	1	1	(UPTF) ← 1		
	SVDE	1	0	1	0	0	1	0	0	1	1	2	9	3	1	1	At power down mode, voltage drop detection circuit valid		
	SNZVD	1	0	1	0	0	0	1	0	1	0	2	8	Α	1	1	(VDF) = 1?		
	RBK (Note 1)	0	0	0	1	0	0	0	0	0	0	0	4	0	1	1	When TABPp instruction is executed, p6 \leftarrow 0		
	SBK (Note 1)	0	0	0	1	0	0	0	0	0	1	0	4	1	1	1	When TABPp instruction is executed, p6 \leftarrow 1		

Note 1. (SBK, RBK) cannot be used int the M3455AG8. The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 95 in the M3455AGC.

Skip condition	Carry flag CY	Detailed description
-	_	No operation; Adds 1 to program counter value, and others remain unchanged.
-	-	Puts the system in clock operating mode by executing the POF instruction after executing the EPOF instruction.
-	-	Puts the system in RAM back-up state by executing the POF2 instruction after executing the EPOF instruction.
	-	Makes the immediate after POF or POF2 instruction valid by executing the EPOF instruction.
(P) = 1	_	Skips the next instruction when the P flag is "1". After skipping, the P flag remains unchanged. Executes the next instruction when the P flag is "0".
(WDF1) = 1		Clears (0) to the WDF1 flag and skips the next instruction when watchdog timer flag WDF1 is "1". When the WDF1 flag is "0", executes the next instruction. Also, stops the watchdog timer function when executing the WRST instruction immediately after the DWDT instruction.
-	_	Stops the watchdog timer function by the WRST instruction after executing the DWDT instruction.
-	_	System reset occurs.
-	_	Clears (0) to the high-order bit reference enable flag UPTF.
-	-	Sets (1) to the high-order bit reference enable flag UPTF.
(VDF) = 1	_	Skips the next instruction when voltage drop detection circuit flag VDF is "1". Execute instruction when VPF is "0". After skipping, the contents of VDF remains unchanged.
-	-	Validates the voltage drop detection circuit at power down (clock operating mode and RAM back-up mode).
_	_	Sets referring data area to pages 0 to 63 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.
-	_	Sets referring data area to pages 64 to 127 when the TABP p instruction is executed. This instruction is valid only for the TABP p instruction.

INSTRUCTION CODE TABLE

	D9– D4	000000	000001	000010	000011	000100	000101	000110	000111	001000	001001	001010	001011	001100	001101	001110	001111	010000 to 010111	011000 to 011111
_	Hex, notation	00	01	02	03	04	05	06	07	80	09	0A	0B	0C	0D	0E	0F	10–17	18–1F
0000	0	NOP	BLA	SZB 0	BMLA	RBK**	TASP	A 0	LA 0	TABP 0	TABP 16	TABP 32*	TABP 48*	BML	BML	BL	BL	ВМ	В
0001	1	SRST	CLD	SZB 1	_	SBK**	TAD	A 1	LA 1	TABP 1	TABP 17	TABP 33*	TABP 49*	BML	BML	BL	BL	ВМ	В
0010	2	POF	-	SZB 2	-	-	TAX	A 2	LA 2	TABP 2	TABP 18	TABP 34*	TABP 50*	BML	BML	BL	BL	ВМ	В
0011	3	SNZP	INY	SZB 3	-	-	TAZ	A 3	LA 3	TABP 3	TABP 19	TABP 35*	TABP 51*	BML	BML	BL	BL	ВМ	В
0100	4	DI	RD	SZD	-	RT	TAV1	A 4	LA 4	TABP 4	TABP 20	TABP 36*	TABP 52*	BML	BML	BL	BL	ВМ	В
0101	5	EI	SD	SEAn	-	RTS	TAV2	A 5	LA 5	TABP 5	TABP 21	TABP 37*	TABP 53*	BML	BML	BL	BL	ВМ	В
0110	6	RC	-	SEAM	-	RTI	-	A 6	LA 6	TABP 6	TABP 22	TABP 38*	TABP 54*	BML	BML	BL	BL	ВМ	В
0111	7	SC	DEY	_	-	_	-	A 7	LA 7	TABP 7	TABP 23	TABP 39*	TABP 55*	BML	BML	BL	BL	ВМ	В
1000	8	POF2	AND	_	SNZ0	LZ 0	RUPT	A 8	LA 8	TABP 8	TABP 24	TABP 40*	TABP 56*	BML	BML	BL	BL	ВМ	В
1001	9	-	OR	TDA	-	LZ 1	SUPT	A 9	LA 9	TABP 9	TABP 25	TABP 41*	TABP 57*	BML	BML	BL	BL	ВМ	В
1010	Α	AM	TEAB	TABE	SNZI0	LZ 2	-	A 10	LA 10	TABP 10	TABP 26	TABP 42*	TABP 58*	BML	BML	BL	BL	ВМ	В
1011	В	AMC	-	_	-	LZ 3	EPOF	A 11	LA 11	TABP 11	TABP 27	TABP 43*	TABP 59*	BML	BML	BL	BL	ВМ	В
1100	С	TYA	СМА	-	-	RB 0	SB 0	A 12	LA 12	TABP 12	TABP 28	TABP 44*	TABP 60*	BML	BML	BL	BL	ВМ	В
1101	D	_	RAR	-	_	RB 1	SB 1	A 13	LA 13	TABP 13	TABP 29	TABP 45*	TABP 61*	BML	BML	BL	BL	ВМ	В
1110	E	ТВА	TAB	-	TV2A	RB 2	SB 2	A 14	LA 14	TABP 14	TABP 30	TABP 46*	TABP 62*	BML	BML	BL	BL	ВМ	В
1111	F	-	TAY	SZC	TV1A	RB 3	SB 3	A 15	LA 15	TABP 15	TABP 31	TABP 47*	TABP 63*	BML	BML	BL	BL	ВМ	В

The above table shows the relationship between machine language codes and machine language instructions. D₃-D₀ show the low-order 4 bits of the machine language code, and D₉-D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "—."

The codes for the second word of a two-word instruction are described below.

	The second word
BL	10 paaa aaaa
BML	10 paaa aaaa
BLA	10 pp00 pppp
BMLA	10 pp00 pppp
SEA	00 0111 nnnn
SZD	00 0010 1011

- **(SBK and RBK instructions) cannot be used in the M3455AG8.
- * cannot be used after the SBK instruction executed in the M3455AGC.
- A page referred by the TABP instruction can be switched by the SBK and RBK instructions in the M3455AGC.
- The pages which can be referred by the TABP instruction after the SBK instruction is executed are 64 to 95 in the M3455AGC.
- The pages which can be referred by the TABP instruction after the RBK instruction is executed are 0 to 63.
- When the SBK instruction is not used, the pages which can be referred by the TABP instruction are 0 to 63.

INSTRUCTION CODE TABLE

	D9- D4	100000	100001	100010	100011	100100	100101	100110	100111	101000	101001	101010	101011	101100	101101	101110	101111	110000 to 111111
D3- \ D0	Hex,	20	21	22	23	24	25	26	27	28	29	2A	2B	2C	2D	2E	2F	30–3F
0000	0	_	TW3A	OP0A	T1AB	_	_	IAP0	TAB1	SNZT1	_	WRST	TMA 0	TAM 0	XAM 0	XAMI 0	XAMD 0	LXY
0001	1	_	TW4A	OP1A	T2AB	_	_	IAP1	TAB2	SNZT2	_	_	TMA 1	TAM 1	XAM 1	XAMI 1	XAMD 1	LXY
0010	2	_	TW5A	OP2A	_	1	TAMR	IAP2	_	SNZT3	_	-	TMA 2	TAM 2	XAM 2	XAMI 2	XAMD 2	LXY
0011	3	_	-	ОР3А	_	1	TAI1	IAP3	_	_	SVDE	-	TMA 3	TAM 3	XAM 3	XAMI 3	XAMD 3	LXY
0100	4	_	TK1A	_	_	1	-	_	_	_	T2HAB	-	TMA 4	TAM 4	XAM 4	XAMI 4	XAMD 4	LXY
0101	5	_	TK2A	_	TPSAB	1	-	_	TABPS	_	T2R2L	-	TMA 5	TAM 5	XAM 5	XAMI 5	XAMD 5	LXY
0110	6	_	TMRA	ТСЗА	_	1	TAK0	_	_	_	_	-	TMA 6	TAM 6	XAM 6	XAMI 6	XAMD 6	LXY
0111	7	_	TI1A	_	_	-	TAPU0	-	-	-	-	_	TMA 7	TAM 7	XAM 7	XAMI 7	XAMD 7	LXY
1000	8	TPU3A	_	TFR0A	_	-	_	-	-	-	-	TC1A	TMA 8	TAM 8	XAM 8	XAMI 8	XAMD 8	LXY
1001	9	TRGA	-	TFR1A	_	1	TAK1	_	_	_	_	TC2A	TMA 9	TAM 9	XAM 9	XAMI 9	XAMD 9	LXY
1010	Α	TL1A	_	TFR2A	_	TAL1	TAK2	-	-	SNZVD	-	TPAA	TMA 10	TAM 10	XAM 10	XAMI 10	XAMD 10	LXY
1011	В	TL2A	TK0A	TFR3A	_	TAW1	TAK3	-	-	-	-	_	TMA 11	TAM 11	XAM 11	XAMI 11	XAMD 11	LXY
1100	С	TL3A	_	ТКЗА	_	TAW2	_	-	-	RCP	DWDT	_	TMA 12	TAM 12	XAM 12	XAMI 12	XAMD 12	LXY
1101	D	TLCA	-	TPU0A	_	TAW3	TAPU3	-	-	SCP	_	-	TMA 13	TAM 13	XAM 13	XAMI 13	XAMD 13	LXY
1110	Е	TW1A	_	TPU1A	_	TAW4	TAPU1	_	_	_	_	_	TMA 14	TAM 14	XAM 14	XAMI 14	XAMD 14	LXY
1111	F	TW2A	_	TPU2A	TR1AB	TAW5	TAPU2	-	-	_	-	_	TMA 15	TAM 15	XAM 15	XAMI 15	XAMD 15	LXY

The above table shows the relationship between machine language codes and machine language instructions. D₃–D₀ show the low-order 4 bits of the machine language code, and D₉–D₄ show the high-order 6 bits of the machine language code. The hexadecimal representation of the code is also provided. There are one-word instructions and two-word instructions, but only the first word of each instruction is shown. Do not use code marked "—."

The codes for the second word of a two-word instruction are described below.

	The second word									
BL	10 paaa aaaa									
BML	10 paaa aaaa									
BLA	10 pp00 pppp									
BMLA	10 pp00 pppp									
SEA	00 0111 nnnn									
SZD	00 0010 1011									

Electrical characteristics

Absolute maximum ratings

Table 30 Absolute maximum ratings

Symbol	Parameter	Conditions	Ratings	Unit
Vdd	Supply voltage	-	-0.3 to 6.5	V
Vı	Input voltage P0, P1, P2, P3, D0-D7, RESET, XIN, XCIN, INT, CNTR	-	-0.3 to VDD+0.3	V
Vo	Output voltage P0, P1, P2, P3, D0-D7, RESET	Output transistors in cut-off state	-0.3 to VDD+0.3	V
Vo	Output voltage C/CNTR, Xout, Xcout	-	-0.3 to VDD+0.3	V
Vo	Output voltage SEGo to SEG31, COMo to COM3	-	-0.3 to VDD+0.3	V
Pd	Power dissipation	Ta = 25 °C	300	mW
Topr	Operating temperature range	-	-20 to 85	°C
Tstg	Storage temperature range	-	-40 to 125	°C

Recommended operating conditions

Table 31 Recommended operating conditions 1 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Parameter		Conditions		Limits		
			Min.	Тур.	Max.	Uni
	f(STCK) ≤ 6MHz	4		5.5	V	
(with a ceramic resonator)	f(STCK) ≤ 4.4MHz		2.7		5.5	
	f(STCK) ≤ 2.2MHz		2		5.5	
	f(STCK) ≤ 1.1MHz		1.8		5.5	
	f(STCK) ≤ 4.8MHz	4		5.5	V	
1 '	f(STCK) ≤ 3.2MHz		2.7		5.5	
usea)	f(STCK) ≤ 1.6MHz		2		5.5	
	f(STCK) ≤ 0.8MHz		1.8		5.5	
Supply voltage (when quartz-crystal oscillation is used)	f(STCK) ≤ 50 kHz		1.8		5.5	V
Supply voltage (Low-speed/High-speed on- chip oscillator is used)			1.8		5.5	V
RAM back-up voltage	(at RAM back-up)		1.6		5.5	V
Supply voltage				0		V
LCD power supply (Note 1)			1.8		VDD	V
"H" level input voltage	P0, P1, P2, P3, D0-D7		0.8Vpp		VDD	V
	XIN, XCIN	0.7Vdd		Vdd		
	RESET					VDD
			0.85Vpp		Vpp	
"I " level input voltage						V
L level input voltage						
	RESET INT					
				ļ		
		T	0			<u> </u>
"H" level peak output current	P0, P1, P2, P3, D ₀ -D ₅					m
	C/CNTR					=
						ļ
	P0, P1, P2, P3, D0–D5					m/
(Note 2)	0/01/70					-
	C/CNTR					-
(4.8.1						<u> </u>
"L" level peak output current	P0, P1, P2, P3, D ₀ -D ₇ , C/CNTR					m,
				ļ		
	RESET			ļ		
(4.11)				ļ		1
· · · · · · · · · · · · · · · · · · ·	P0, P1, P2, P3, D ₀ -D ₇ , C/CNTR					m
(1002)						1
	RESET					1
"I I" lovel total every service."	DO C/CNTD	VDD = 3V				 _
H level total average current						m/
"L" level total average current					-40 40	 _ -
	P0, C/CNTR P1, P2, P3, D0–D7, RESET				. ///	m/
	is used) Supply voltage (Low-speed/High-speed on- chip oscillator is used) RAM back-up voltage Supply voltage LCD power supply (Note 1) "H" level input voltage "L" level input voltage "H" level peak output current (Note 2) "L" level peak output current (Note 2)	(with a ceramic resonator) f(STCK) ≤ 4.4MHz f(STCK) ≤ 2.2MHz f(STCK) ≤ 1.1MHz f(STCK) ≤ 1.1MHz f(STCK) ≤ 4.8MHz f(STCK) ≤ 3.8MHz f(STCK) ≤ 3.8MHz f(STCK) ≤ 0.8MHz f(STCK) ≤ 0.8MHz f(STCK) ≤ 0.8MHz f(STCK) ≤ 50 kHz Supply voltage (Low-speed/High-speed on-chip oscillator is used) RAM back-up voltage (at RAM back-up) Supply voltage (at RAM back-up) LCD power supply (Note 1) P0, P1, P2, P3, D0-D7 "H" level input voltage P0, P1, P2, P3, D0-D7 "L" level input voltage P0, P1, P2, P3, D0-D7 "L" level input voltage P0, P1, P2, P3, D0-D5 "L" level peak output current P0, P1, P2, P3, D0-D5 "H" level average output current P0, P1, P2, P3, D0-D5 "C/CNTR P0, P1, P2, P3, D0-D7, C/CNTR "L" level average output current P0, P1, P2, P3, D0-D7, C/CNTR "L" level average output current P0, P1, P2, P3, D0-D7, C/CNTR "ESET P1, P2, P3, D0-D5	(with a ceramic resonator) f(STCK) ≤ 4.4MHz f(STCK) ≤ 2.2MHz f(STCK) ≤ 1.1MHz f(STCK) ≤ 4.8MHz f(STCK) ≤ 4.8MHz f(STCK) ≤ 3.2MHz f(STCK) ≤ 1.6MHz f(STCK) ≤ 0.8MHz f(STCK) ≤ 0.8MHz f(STCK) ≤ 50 kHz Supply voltage (when quartz-crystal oscillation is used) f(STCK) ≤ 50 kHz Supply voltage (when quartz-crystal oscillation is used) f(STCK) ≤ 50 kHz Supply voltage (Low-speed/High-speed on- chip oscillator is used) (at RAM back-up) RAM back-up voltage (at RAM back-up) Supply voltage P0, P1, P2, P3, D0-D7 LCD power supply (Note 1) P0, P1, P2, P3, D0-D7 "H" level input voltage P0, P1, P2, P3, D0-D7 "INT CNTR P0, P1, P2, P3, D0-D7 "INT CNTR FESET "INT CNTR P0, P1, P2, P3, D0-D5 VDD = 5V VDD = 3V "H" level average output current (Note 2) P0, P1, P2, P3, D0-D5 VDD = 5V VDD = 3V "L" level peak output current (Note 2) P0, P1, P2, P3, D0-D7, C/CNTR VDD = 5V VDD = 3V "L" level average output current (Note 2) P0, P1, P2, P3, D0-D7, C/CNTR VDD = 5V VDD = 3V "ESET VDD = 5V VDD = 3V "L" level average output current (Note 2) P0, P1, P2, P3, D0-D7, C/CNTR VDD = 5V VDD = 3V "ESET VDD = 5V VDD = 3V	With a ceramic resonator)	(with a ceramic resonator) I(STCK) ≤ 4.4MHz I(STCK) ≤ 2.2MHz I(STCK) ≤ 2.2MHz I(STCK) ≤ 1.1MHz 2 Supply voltage (when an external clock is used) I(STCK) ≤ 4.8MHz I(STCK) ≤ 3.2MHz 4 Supply voltage (when quartz-crystal oscillation is used) I(STCK) ≤ 3.2MHz I(STCK) ≤ 0.8MHz 1.8 Supply voltage (when quartz-crystal oscillation is used) I(STCK) ≤ 0.8MHz 1.8 Supply voltage (LCw-speed/High-speed on- chip oscillator is used) In.8 RAM back-up voltage 1.8 LCD power supply (Note 1) 1.6 "H" level input voltage PO, P1, P2, P3, Do-D7 0.88Vbb Na, Xcin 0.7Vbb Xin, Xcin 0.85Vbb "L" level input voltage PO, P1, P2, P3, Do-D7 0 "L" level peak output current PO, P1, P2, P3, Do-D5 Vbb = 5V "INT 0 0 COTTR Vbb = 5V "H" level average output current (Note 2) PO, P1, P2, P3, Do-D5 Vbb = 5V "COTTR Vbb = 5V Vbb = 3V "CCNTR Vbb = 5V Vbb = 5V "COTTR Vbb = 5V Vbb = 5V "COTTR	(with a ceramic resonator) (f(STCK) ≤ 4.4MHz

Note 1. At 1/2 bias: VLC1 = VLC2 = (1/2)•VLC3
At 1/3 bias: VLC1 = (1/3)•VLC3, VLC2 = (2/3)•VLC3
Note 2. The average output current is the average value during 100ms.

Table 32 Recommended operating conditions 2 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Commando a l	Devenuetes	Conditio			Limits		Unit
Symbol	Parameter	Conditions		Min.	Тур.	Max.	Unit
f(XIN)	Oscillation frequency	f(STCK) = f(XIN)	VDD = 4.0 V to 5.5 V			6	MHz
	(with a ceramic resonator)		VDD = 2.7 V to 5.5 V			4.4	
			VDD = 2 V to 5.5 V			2.2	
			VDD = 1.8 V to 5.5 V			1.1	
		f(STCK) = f(XIN)/2	VDD = 2.7 V to 5.5 V			6	
			VDD = 2 V to 5.5 V			4.4	
			VDD = 1.8 V to 5.5 V			2.2	
		f(STCK) = f(XIN)/4, f(XIN)/8	VDD = 2 V to 5.5 V			6	
			VDD = 1.8 V to 5.5 V			4.4	
f(XIN)	Oscillation frequency	f(STCK) = f(XIN)	VDD = 4 V to 5.5 V			4.8	MHz
	(with an external clock input)		VDD = 2.7 V to 5.5 V			3.2	
			VDD = 2 V to 5.5 V			1.6	
			VDD = 1.8 V to 5.5 V			0.8	
		f(STCK) = f(XIN)/2	VDD = 2.7 V to 5.5 V			4.8	
			VDD = 2 V to 5.5 V			3.2	
			VDD = 1.8 V to 5.5 V			1.6	
		f(STCK) = f(XIN)/4, f(XIN)/8	VDD = 2 V to 5.5 V			4.8	
			VDD = 1.8 V to 5.5 V			3.2	
f(Xcin)	Oscillation frequency (at quarts-crystal oscillation)	Quartz-crystal oscillator				50	kHz
f(CNTR)	Timer external input frequency	CNTR				f(STCK)/6	Hz
tw(CNTR)	Timer external input period ("H" and "L" pulse width)	CNTR		3/f(STCK)			s
TPON	Power-on reset circuit valid supply voltage rising time (Note 1)	$VDD = 0 \rightarrow 1.8V$				100	μs

Note 1. If the rising time exceeds the maximum rating value, connect a capacitor between the RESET pin and Vss at the shortest distance, and input "L" level to RESET pin until the value of supply voltage reaches the minimum operating voltage.




Fig 80. System clock (STCK) operating condition map

Electrical characteristics

Table 33 Electrical characteristics 1 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Commele ed	D		Toot conditions		Limits			Unit
Symbol	Parameter		Test conditions		Min.	Тур.	Max.	Unit
Vон	"H" level output voltage	P0, P1, P2, P3, D0-D5	VDD = 5V	Iон = −10mA	3			V
				Iон = −3mA	4.1			
			VDD = 3V	Iон = −5mA	2.1			
				Iон = −1mA	2.4			
Voн	"H" level output voltage	C/CNTR	VDD = 5V	Iон = −20mA	3			V
				Iон = -6mA	4.1			
			VDD = 3V	Iон =-10mA	2.1			
				Iон = −3mA	2.4			
Vol	"L" level output voltage	P0, P1, P2, P3, D0-D7	VDD = 5V	IoL = 15mA			2	V
		C/CNTR		IoL = 5mA			0.9	
			VDD = 3V	IoL = 9mA			1.4	
				IoL = 3mA			0.9	
Vol	"L" level output voltage	RESET	VDD = 5V	IoL = 5mA			2	V
		KLOLI		IoL = 1mA			0.6	1 '
			VDD = 3V	IoL = 2mA			0.9	
Іін	"H" level input current	P0, P1, P2, P3, D0-D7 RESET, XIN, XCIN, INT CNTR	VI = VDD				2	μА
lıL	"L" level input current	P0, P1, P2, P3, D0-D7 RESET, XIN, XCIN, INT CNTR	VI = 0V P0, P1, P2, P3, D0 to D7 No pull-up				-2	μΑ
Rpu	Pull-up resistor value	P0, P1, P2, P3, D0 to D7 RESET	VI = 0V	VDD = 5V	30	60	125	kΩ
				VDD = 3V	50	120	250	
VT+-VT-	Hysteresis	RESET	VDD = 5V			1		V
	,		VDD = 3V			0.4		
VT+-VT-	Hysteresis	INT	VDD = 5V			0.6		V
	,		VDD = 3V			0.3		
VT+-VT-	Hysteresis CNTR		VDD = 5V			0.2		V
			VDD = 3V			0.2		
f(HSOCO)	High-speed on-chip osc	illator clock frequency	VDD = 5V		400	1000	1600	kHz
,		, ,	VDD = 3V		200	500	800	
f(LSOCO)	Low-speed on-chip oscillator clock frequency		VDD = 5V		40	100	160	kHz
,			VDD = 3V		20	50	80	
Rcoм	COM output impedance		VDD = 5V			1.5	7.5	kΩ
	(Note 1)		VDD = 3V			2	10	
Rseg	SEG output impedance		VDD = 5V			1.5	7.5	kΩ
	(Note 1)		VDD = 3V			2	10	1
Rvlc	Internal resistor for LCD	power supply		g resistor 2r × 3 selected	300	600	1200	kΩ
-		1		g resistor 2r × 2 selected	200	400	800	1
				g resistor r × 3 selected	150	300	600	1
				g resistor r × 2 selected	100	200	400	1

Note 1. The impedance state is the resistor value of the output voltage. at VLc3 level output: Vo = 0.8 VLc3 at VLc2 level output: Vo = 0.8 VLc2 at VLc1 level output: Vo = 0.2 VLc2 + VLc1 at Vss level output: Vo = 0.2 VLc1

Table 34 Electrical characteristics 2 (Ta = -20 °C to 85 °C, VDD = 1.8 to 5.5 V, unless otherwise noted)

Symbol	Symbol Parameter		Test conditions		Limits			Unit
Cyrribor					Min.	Тур.	Max.	Offic
IDD	Supply current	at active mode	VDD = 5V	f(STCK) = f(XIN)/8		1.2	2.4	mA
		(with a ceramic oscillator)	f(XIN) = 6MHz f(HSOCO) = stop	f(STCK) = f(XIN)/4		1.3	2.6	
		(1, 2)	f(XCIN) = stop	f(STCK) = f(XIN)/2		1.6	3.2	
			f(LSOCO) = stop	f(STCK) = f(XIN)		2.2	4.4	
			VDD = 5V	f(STCK) = f(XIN)/8		0.9	1.8	mA
			f(XIN) = 4MHz	f(STCK) = f(XIN)/4		1	2	
			f(HSOCO) = stop	f(STCK) = f(XIN)/2		1.2	2.4	
			f(XCIN) = stop f(LSOCO) = stop	f(STCK) = f(XIN)		1.6	3.2	
			V _{DD} = 3V	f(STCK) = f(XIN)/8		0.3	0.6	mA
			f(XIN) = 4MHz	f(STCK) = f(XIN)/4		0.4	0.8	
			f(HSOCO) = stop	f(STCK) = f(XIN)/2		0.5	1	
			f(XCIN) = stop f(LSOCO) = stop	f(STCK) = f(XIN)		0.7	1.4	
		at active mode	VDD = 5V	f(STCK) = f(Xcin)/8		7	14	μΑ
		(with a quartz-crystal	f(XIN) = stop	f(STCK) = f(Xcin)/4		8	16	
		oscillator)(1, 2)	f(HSOCO) = stop	f(STCK) = f(Xcin)/2		10	20	
			f(XCIN) = 32 kHz f(LSOCO) = stop	f(STCK) = f(Xcin)		14	28	
			VDD = 3V	f(STCK) = f(Xcin)/8		5	10	μΑ
			f(XIN) = stop	f(STCK) = f(Xcin)/4		6	12	
			f(HSOCO) = stop f(Xcin) = 32 kHz	f(STCK) = f(Xcin)/2		7	14	
			f(LSOCO) = stop	f(STCK) = f(XCIN)		8	16	
		at active mode	VDD = 5V	f(STCK) = f(HSOCO)/8		50	100	μΑ
		(with a high-speed	f(XIN) = stop	f(STCK) = f(HSOCO)/4		70	140	
		on-chip oscillator f(HSOCO)) ^(1, 2)	f(HSOCO) = active f(XCIN) = stop	f(STCK) = f(HSOCO)/2		110	220	
		I(HSOCO))(1, 2)	f(LSOCO) = stop	f(STCK) = f(HSOCO)		190	380	
			VDD = 3V	f(STCK) = f(HSOCO)/8		12	24	μΑ
			f(XIN) = stop	f(STCK) = f(HSOCO)/4		18	36	
			f(HSOCO) = active f(Xcin) = stop	f(STCK) = f(HSOCO)/2		30	60	
			f(LSOCO) = stop	f(STCK) = f(HSOCO)		54	108	
		at active mode	VDD = 5V	f(STCK) = f(LSOCO)/8		10	20	μΑ
		(with a low-speed on-chip	f(XIN) = stop	f(STCK) = f(LSOCO)/4		12	24	1
		oscillator f(LSOCO))(1, 2)	f(HSOCO) = stop	f(STCK) = f(LSOCO/2		16	32	
			f(XCIN) = stop f(LSOCO) = active	f(STCK) = f(LSOCO)		24	48	1
			VDD = 3V	f(STCK) = f(LSOCO)/8		3	6	μΑ
			f(XIN) = stop	f(STCK) = f(LSOCO)/4		4	8	1
			f(HSOCO) = stop	f(STCK) = f(LSOCO)/2		5	10	1
			f(XCIN) = stop f(LSOCO) = active	f(STCK) = f(LSOCO)		7	14	
		at clock operation mode	f(Xcin) = 32 kHz	VDD = 5V		6	12	μΑ
		(POF instruction	1(ACIN) = 32 KHZ	VDD = 3V		5	10	
		execution) (1, 2)	f(LSOCO) = active	VDD = 5V		20	40	
			, ,	VDD = 3V		5	10	
		at RAM back-up mode	Ta = 25°C			0.1	3	μΑ
		(POF2 instruction execution) ⁽¹⁾	VDD = 5V				10	
		execution)(1)	VDD = 3V				6	

Note 1. The voltage drop detection circuit operation current (IRST) is added.

Note 2. When the internal dividing resistors for LCD power are used, the current values according to using resistor values are added.

Voltage drop detection circuit characteristics

Table 35 Voltage drop detection circuit characteristics (Ta = -20 °C to 85 °C, unless otherwise noted)


Cymphol	Parameter	Took conditions		Limits			
Symbol		Test conditions	Min.	Тур.	Max.	Unit	
VRST-	Detection voltage	Ta = 25°C		1.7		V	
	(reset occurs) (Note 1)	–20°C≤ Ta < 0°C	1.6		2.2		
		0°C≤ Ta < 50°C	1.3		2.1		
		50°C≤ Ta ≤ 85°C	1.1		1.8		
VRST+	Detection voltage	Ta = 25°C		1.8		V	
	(reset release) (Note 2)	–20°C≤ Ta < 0°C	1.7		2.3		
		0°C≤ Ta < 50°C	1.4		2.2		
		50°C≤ Ta ≤ 85°C	1.2		1.9		
VSKIP	Detection voltage (skip occurs) (Note 3)	Ta = 25°C		2		V	
		–20°C≤ Ta < 0°C	1.9		2.5		
		0°C≤ Ta < 50°C	1.6		2.4		
		50°C≤ Ta ≤ 85°C	1.4		2.1		
VRST+ -VRST-	Detection voltage hysteresis			0.1		V	
IRST	Operation current (Note 4)	VDD = 5V		30	60	μΑ	
		VDD = 3V		15	30		
		VDD = 1.8V		6	12		
Trst	Detection time (Note 5)	VDD → (VRST0.1V)		0.2	1.2	ms	

- Note 1. The detection voltage (VRST-) is defined as the voltage when reset occurs when the supply voltage (VDD) is falling.


 Note 2. The detection voltage (VRST+) is defined as the voltage when reset is released when the supply voltage (VDD) is rising from reset occurs
- Note 3. When the supply voltage goes lower than the detection voltage (VSKIP), the voltage drop detection circuit interrupt request flag (VDF) is set to "1".

 Note 4. Voltage drop detection circuit operation current (IRST) is added to IDD (power current) when voltage drop detection circuit is used. Note 5. The detection time (TRST) is defined as the time until reset occurs when the supply voltage (VDD) is falling to [VRST- -0.1V].

Basic timing diagram



PACKAGE OUTLINE



REVISION HIS	TORY
--------------	------

455A Group Datasheet

Rev.	Date		Description
	l	Page	Summary
1.00	Oct 18, 2007	-	First edition issued
1.01	Feb 15, 2008	-	Delete the "PRELIMINARY" note
		7	Table 6: "The key-on wakeup function is invalid." is added to "Usage Condition" column of "Xcout/D7"- "Open", "D0-D4"-"Open", and "D5/INT"-"Open".
		28	Table 15: Revised
		50	Figure 48: Revised
		58	Figure 56: Revised whole
		76	Interrupt control register I1: At the "INT pin timer 1 count start synchronous circuit selection bit" value is "0" "Timer 1 disabled" → "Timer 1 count start synchronous circuit not selected" At the "INT pin timer 1 count start synchronous circuit selection bit" value is "1" "Timer 1 enabled" → "Timer 1 count start synchronous circuit selected"
		89	The second word "D8" value of "BL p, a" instruction: "0" \rightarrow "p6" Note: "p=0 to 47" \rightarrow "M3455AG8: p=0 to 63 p6=0 M3455AGC: p=0 to 95"
			The second word "D8" value of "BLA p" instruction: "0" \rightarrow "p6" Note: "p=0 to 47" \rightarrow "M3455AG8: p=0 to 63 p6=0 M3455AGC: p=0 to 95"
		90	The second word "D8" value of "BML p, a" instruction: "0" \rightarrow "p6" Note: "p=0 to 47" \rightarrow "M3455AG8: p=0 to 63 p6=0 M3455AGC: p=0 to 95"
			The second word "D8" value of "BMLA p" instruction: "0" \rightarrow "p6" Note: "p=0 to 47" \rightarrow "M3455AG8: p=0 to 63 p6=0 M3455AGC: p=0 to 95"
		98	The "RBK" instruction order is changed to next of the "RBj" instruction
		126	The second word "D8" value of "BL p, a" instruction: "0" \rightarrow "p6" The second word "D8" value of "BLA p" instruction: "0" \rightarrow "p6" The second word "D8" value of "BML p, a" instruction: "0" \rightarrow "p6" The second word "D8" value of "BMLA p" instruction: "0" \rightarrow "p6" Note: "M3455AG8: p6=0" is added
		144	Table 34: All "f(STCK)=f(XIN)" are changed to "f(STCK)=f(LSOCO)" at active mode (with a low-speed on-chip oscillator f(LSOCO))"
1.02	Nov 26, 2008	54	Fig. 53: Note 2 is revised.
		55	(4) Note on voltage drop detection circuit is revised.
		143	Table 33: f(HSOCO) Max. 700 \rightarrow 800 f(LSOCO) Max. 70 \rightarrow 80

Renesas Technology Corp. sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan

- Renesas lechnology Corp. Sales Strategic Planning Div. Nippon Bldg., 2-6-2, Ohte-machi, Chiyoda-ku, Tokyo 100-0004, Japan Notes:

 1. This document is provided for reference purposes only so that Renesas customers may select the appropriate Renesas products for their use. Renesas neither makes warrantes or representations with respect to the accuracy or completeness of the information in this document nor grants any license to any intellectual property girbs to any other rights of representations with respect to the information in this document in this document of the purpose of the responsibility of the responsibility of the use of any information in this document, including, but not limited to, product data, diagrams, charts, programs, algorithms, and application circuit examples.

 3. You should not use the products of the technology described in this document for the purpose of military use. When exporting the products or technology described in this document of the purpose of military use. When exporting the products or technology described herein, you should follow the applicable export control laws and regulations, and procedures required by such laws and regulations, and procedures required to change without any plan notice. Before purchasing or using any Renesas products listed in this document, in the such procedure in the procedure of the date this document, in the such procedure in the procedure of the date this document. In the such as a sustable law of the s



RENESAS SALES OFFICES

http://www.renesas.com

Refer to "http://www.renesas.com/en/network" for the latest and detailed information.

Renesas Technology America, Inc.

450 Holger Way, San Jose, CA 95134-1368, U.S.A Tel: <1> (408) 382-7500, Fax: <1> (408) 382-7501

Renesas Technology Europe Limited
Dukes Meadow, Millboard Road, Bourne End, Buckinghamshire, SL8 5FH, U.K.
Tel: <44> (1628) 585-100, Fax: <44> (1628) 585-900

Renesas Technology (Shanghai) Co., Ltd.
Unit 204, 205, AZIACenter, No.1233 Lujiazui Ring Rd, Pudong District, Shanghai, China 200120 Tel: <86> (21) 5877-1818, Fax: <86> (21) 6887-7858/7898

Renesas Technology Hong Kong Ltd.
7th Floor, North Tower, World Finance Centre, Harbour City, Canton Road, Tsimshatsui, Kowloon, Hong Kong Tel: <852> 2265-6688, Fax: <852> 2377-3473

Renesas Technology Taiwan Co., Ltd. 10th Floor, No.99, Fushing North Road, Taipei, Taiwan Tel: <886> (2) 2715-2888, Fax: <886> (2) 3518-3399

Renesas Technology Singapore Pte. Ltd.
1 Harbour Front Avenue, #06-10, Keppel Bay Tower, Singapore 098632 Tel: <65> 6213-0200, Fax: <65> 6278-8001

Renesas Technology Korea Co., Ltd. Kukje Center Bldg. 18th Fl., 191, 2-ka, Hangang-ro, Yongsan-ku, Seoul 140-702, Korea Tel: <82> (2) 796-3115, Fax: <82> (2) 796-2145

Renesas Technology Malaysia Sdn. Bhd
Unit 906, Block B, Menara Amcorp, Amcorp Trade Centre, No.18, Jln Persiaran Barat, 46050 Petaling Jaya, Selangor Darul Ehsan, Malaysia Tel: <603> 7955-9390, Fax: <603> 7955-9510