

December 1996

## Fast CMOS Bus Interface Latches

### Features

- Advanced 0.8 micron CMOS Technology
- These Devices are Pin Compatible with Bipolar FAST™ Series at a Higher Speed and Lower Power Consumption
- 25Ω Series Resistor on All Outputs (FCT2841 Only)
- TTL Input and Output Levels
- Low Ground Bounce Outputs
- Extremely Low Static Power
- Hysteresis on All Inputs

### Description

These devices are buffered interface latches. These transparent latches with three-state outputs, are designed to eliminate the extra packages required to buffer existing latches and provide extra data width for wider address/data paths or buses carrying parity. When Latch Enable (LE) is HIGH, the flip-flops appear transparent to the data. The data that meets the set-up time when LE is LOW is latched. When  $\overline{OE}$  is HIGH, the bus output is in the high impedance state. The CD74FCT841T and CD74FCT2841T are 10-bit latches, the CD74FCT843T is a 9-bit latch, and the CD74FCT845T is an 8-bit latch.

The CD74FCT2841T device has a built-in 25Ω series resistor on all outputs to reduce noise due to reflections, thus eliminating the need for an external terminating resistor.

### Ordering Information

PART NUMBER	TEMP. RANGE (°C)	PACKAGE	PKG. NO.
CD74FCT841ATM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT841ATQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT841BTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT841BTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT841CTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT841CTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT843ATM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT843ATQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT843BTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT843BTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT843CTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT843CTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT845ATM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT845ATQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT845BTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT845BTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT845CTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT845CTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT2841ATM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT2841ATQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT2841BTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT2841BTQM	-40 to 85	24 Ld QSOP	M24.15-P
CD74FCT2841CTM	-40 to 85	24 Ld SOIC	M24.3-P
CD74FCT2841CTQM	-40 to 85	24 Ld QSOP	M24.15-P


NOTE: When ordering, use the entire part number. Add the suffix 96 to obtain the variant in the tape and reel.

4


 OCTAL 5V FCT  
 5V FCT 25Ω

### Pinouts


CD74FCT841T, CD74FCT2841T

 (QSOP, SOIC)  
 TOP VIEW


CD74FCT843T

 (QSOP, SOIC)  
 TOP VIEW


CD74FCT845T


 (QSOP, SOIC)  
 TOP VIEW


CAUTION: These devices are sensitive to electrostatic discharge. Users should follow proper IC Handling Procedures.

FAST™ is a trademark of Fairchild Semiconductor.  
 Copyright © Harris Corporation 1996

File Number 4177.2

**Functional Block Diagram**



TRUTH TABLE (NOTE 1)

FUNCTION	INPUTS					OUTPUTS	INTERNAL
	CLR	PRE	OE	LE	D <sub>N</sub>	Y <sub>N</sub>	Q <sub>N</sub>
High-Z	H	H	H	X	X	Z	X
	H	H	H	H	L	Z	L
	H	H	H	H	H	Z	H
Latched (High Z)	H	H	H	L	X	Z	NC
Transparent	H	H	L	H	L	L	L
	H	H	L	H	H	H	H
Latched	H	H	L	L	X	NC	NC
Preset	H	L	L	X	X	H	H
Clear	L	H	L	X	X	L	L
Preset	L	L	L	X	X	H	H
Latched (High Z)	L	H	H	L	X	Z	L
Latched (High Z)	H	L	H	L	X	Z	H

NOTE:

1. H = High Voltage Level
- L = Low Voltage Level
- X = Don't Care
- NC = No Change
- Z = High Impedance

**Pin Descriptions**

PIN NAME	DESCRIPTION
Y <sub>N</sub>	Three-State Latch Outputs
D <sub>N</sub>	Latch Data Inputs
LE	Latch Enable Input
OE	Output Enable Control
CLR	Clear Latch
PRE	Preset Latch High, Preset Overrides CLR
GND	Ground
V <sub>CC</sub>	Power

**CD74FCT841T, CD74FCT843T, CD74FCT845T, CD74FCT2841T**

**Absolute Maximum Ratings**

DC Input Voltage .....-0.5V to 7.0V  
 DC Output Current .....120mA

**Operating Conditions**

Operating Temperature Range .....-40°C to 85°C  
 Supply Voltage to Ground Potential  
   Inputs and V<sub>CC</sub> Only .....-0.5V to 7.0V  
   Supply Voltage to Ground Potential  
   Outputs and D/O Only .....-0.5V to 7.0V

**Thermal Information**

Thermal Resistance (Typical, Note 2) θ<sub>JA</sub> (°C/W)  
   SOIC Package ..... 75  
   QSOP Package ..... 100  
 Maximum Junction Temperature ..... 150°C  
 Maximum Storage Temperature Range ..... -65°C to 150°C  
 Maximum Lead Temperature (Soldering 10s) ..... 300°C  
 (Lead Tips Only)

*CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.*

NOTE:

- θ<sub>JA</sub> is measured with the component mounted on an evaluation PC board in free air.

**Electrical Specifications**

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS		MIN	(NOTE 4)	MAX	UNITS
					TYP		
<b>DC ELECTRICAL SPECIFICATIONS</b> Over the Operating Range, T <sub>A</sub> = -40°C to 85°C, V <sub>CC</sub> = 5.0V ±5%							
Output HIGH Voltage	V <sub>OH</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OH</sub> = -15.0mA	2.4	3.0	-	V
Output LOW Current	V <sub>OL</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 48mA	-	0.3	0.50	V
Output LOW Current	V <sub>OL</sub>	V <sub>CC</sub> = Min, V <sub>IN</sub> = V <sub>IH</sub> or V <sub>IL</sub>	I <sub>OL</sub> = 12mA (25Ω Series)	-	0.3	0.50	V
Input HIGH Voltage	V <sub>IH</sub>	Guaranteed Logic HIGH Level		2.0	-	-	V
Input LOW Voltage	V <sub>IL</sub>	Guaranteed Logic LOW Level		-	-	0.8	V
Input HIGH Current	I <sub>IH</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = V <sub>CC</sub>	-	-	1	µA
Input LOW Current	I <sub>IL</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = GND	-	-	-1	µA
High Impedance Output Current	I <sub>OZH</sub>	V <sub>CC</sub> = Max	V <sub>OUT</sub> = 2.7V	-	-	1	µA
	I <sub>OZL</sub>		V <sub>OUT</sub> = 0.5V	-	-	-1	µA
Clamp Diode Voltage	V <sub>IK</sub>	V <sub>CC</sub> = Min, I <sub>IN</sub> = -18mA		-	-0.7	-1.2	V
Power Down Disable	I <sub>OFF</sub>	V <sub>CC</sub> = GND, V <sub>OUT</sub> = 4.5V		-	-	100	µA
Short Circuit Current	I <sub>OS</sub>	V <sub>CC</sub> = Max (Note 5), V <sub>OUT</sub> = GND		-60	-120	-	mA
Input Hysteresis	V <sub>H</sub>			-	200	-	mV
<b>CAPACITANCE</b> T <sub>A</sub> = 25°C, f = 1MHz							
Input Capacitance (Note 6)	C <sub>IN</sub>	V <sub>IN</sub> = 0V		-	6	10	pF
Output Capacitance (Note 6)	C <sub>OUT</sub>	V <sub>OUT</sub> = 0V		-	8	12	pF
<b>POWER SUPPLY SPECIFICATIONS</b>							
Quiescent Power Supply Current	I <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = GND or V <sub>CC</sub>	-	0.1	500	µA
Supply Current per Input at TTL HIGH	ΔI <sub>CC</sub>	V <sub>CC</sub> = Max	V <sub>IN</sub> = 3.4V (Note 7)	-	0.5	2.0	mA
Supply Current per Input per MHz (Note 8)	I <sub>CCD</sub>	V <sub>CC</sub> = Max, Outputs Open OE = GND; LE = V <sub>CC</sub> One Input Toggling 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	0.15	0.25	mA/MHz

4

OCTAL 5V FCT  
5V FCT 25Ω

**CD74FCT841T, CD74FCT843T, CD74FCT845T, CD74FCT2841T**

**Electrical Specifications (Continued)**

PARAMETER	SYMBOL	(NOTE 3) TEST CONDITIONS		MIN	(NOTE 4)	MAX	UNITS
					TYP		
Total Power Supply Current (Note 10)	I <sub>C</sub>	V <sub>CC</sub> = Max, Outputs Open f <sub>CP</sub> = 10MHz 50% Duty Cycle OE = GND; LE = V <sub>CC</sub> f <sub>I</sub> = 5MHz One Bit Toggling	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	1.5	3.5 (Note 9)	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	-	1.8	4.5 (Note 9)	mA
		V <sub>CC</sub> = Max, Outputs Open f <sub>CP</sub> = 10MHz 50% Duty Cycle OE = GND; LE = V <sub>CC</sub> Eight Bits Toggling f <sub>I</sub> = 2.5MHz, 50% Duty Cycle	V <sub>IN</sub> = V <sub>CC</sub> V <sub>IN</sub> = GND	-	3.0	6.0 (Note 9)	mA
			V <sub>IN</sub> = 3.4V V <sub>IN</sub> = GND	-	5.0	14.0 (Note 9)	mA

**Switching Specifications Over Operating Range**

PARAMETER	SYMBOL	(NOTE 11) TEST CONDITIONS	AT		BT		CT		UNITS
			(NOTE 12)		(NOTE 12)		(NOTE 12)		
			MIN	MAX	MIN	MAX	MIN	MAX	
<b>CD74FCT841T, CD74FCT2841T</b>									
Propagation Delay D <sub>N</sub> to Y <sub>N</sub> (LE = HIGH)	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	9.0	1.5	6.5	1.5	5.5	ns
		C <sub>L</sub> = 300pF (Note 13) R <sub>L</sub> = 500Ω	1.5	8.0	1.5	13.0	1.5	13.0	ns
Setup Time Data to LE	t <sub>SU</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	2.5	-	2.5	-	2.5	-	ns
Hold Time Data to LE	t <sub>H</sub>		2.5	-	2.5	-	2.5	-	ns
Propagation Delay LE to Y <sub>N</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	12.0	1.5	8.0	1.5	6.4	ns
		C <sub>L</sub> = 300pF (Note 13) R <sub>L</sub> = 500Ω	-	16.0	-	15.5	-	15.0	ns
LE Pulse Width (HIGH)(Note 3)	t <sub>W</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	4.0	-	4.0	-	4.0	-	ns
Output Enable Time OE to Y <sub>N</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	10.0	1.5	8.0	1.5	6.5	ns
		C <sub>L</sub> = 300pF (Note 13) R <sub>L</sub> = 500Ω	1.5	23.0	1.5	14.0	1.5	12.0	ns
Output Disable Time(Note 3) OE to Y <sub>N</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	7.0	1.5	6.0	1.5	5.7	ns
		C <sub>L</sub> = 5 pF (Note 13) R <sub>L</sub> = 500Ω	1.5	8.0	1.5	7.0	1.5	6.0	ns
<b>CD74FCT843T, CD74FCT845T</b>									
Propagation Delay D <sub>N</sub> to Y <sub>N</sub> (LE = HIGH)	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	9.0	1.5	6.5	1.5	5.5	ns
		C <sub>L</sub> = 300pF (Note 13) R <sub>L</sub> = 500Ω	1.5	8.0	1.5	13.0	1.5	13.0	ns
Setup Time Data to LE	t <sub>SU</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	2.5	-	2.5	-	2.5	-	ns
Hold Time Data to LE	t <sub>H</sub>		2.5	-	2.5	-	2.5	-	ns

Switching Specifications Over Operating Range (Continued)

PARAMETER	SYMBOL	(NOTE 11) TEST CONDITIONS	AT		BT		CT		UNITS
			(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	(NOTE 12) MIN	MAX	
Propagation Delay LE to Y <sub>N</sub>	t <sub>PLH</sub> , t <sub>PHL</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	12.0	1.5	8.0	1.5	6.4	ns
		C <sub>L</sub> = 300pF (Note 13) R <sub>L</sub> = 500Ω	1.5	16.0	1.5	15.5	1.5	15.0	ns
Propagation Delay PRE to Y <sub>N</sub>	t <sub>PLH</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	11.0	1.5	8.0	1.5	7.0	ns
Recovery Time PRE to Y <sub>N</sub>	t <sub>REM</sub>		1.5	11.0	1.5	10.0	1.5	9.0	ns
Propagation Delay CLR to Y <sub>N</sub>	t <sub>PLH</sub>		1.5	11.0	1.5	10.0	1.5	9.0	ns
Recovery Time(Note 13) CLR to Y <sub>N</sub>	t <sub>REM</sub>		1.5	13.0	1.5	10.0	1.5	9.0	ns
LE Pulse Width (Note 13) (HIGH)	t <sub>w</sub>		4.0	-	4.0	-	4.0	-	ns
PRE Pulse Width (Note 13) (LOW)	t <sub>w</sub>		5.0	-	4.0	-	4.0	-	ns
CLR Pulse Width (Note 13) (LOW)	t <sub>w</sub>		4.0	-	4.0	-	4.0	-	ns
Output Enable Time OE to Y <sub>N</sub>	t <sub>PZH</sub> , t <sub>PZL</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	10.0	1.5	8.0	1.5	6.5	ns
		C <sub>L</sub> = 300pF (Note 13) R <sub>L</sub> = 500Ω	1.5	23.0	1.5	14.0	1.5	12.0	ns
Output Disable Time (Note 13) OE to Y <sub>N</sub>	t <sub>PHZ</sub> , t <sub>PLZ</sub>	C <sub>L</sub> = 50pF R <sub>L</sub> = 500Ω	1.5	7.0	1.5	6.5	1.5	5.7	ns
		C <sub>L</sub> = 5pF (Note 13) R <sub>L</sub> = 500Ω	1.5	8.0	1.5	7.0	1.5	6.0	ns

NOTES:


- For conditions shown as Max or Min, use appropriate value specified under Electrical Specifications for the applicable device type.
- Typical values are at V<sub>CC</sub> = 5.0V, 25°C ambient and maximum loading.
- Not more than one output should be shorted at one time. Duration of the test should not exceed one second.
- This parameter is determined by device characterization but is not production tested.
- Per TTL driven input (V<sub>IN</sub> = 3.4V); all other inputs at V<sub>CC</sub> or GND.
- This parameter is not directly testable, but is derived for use in Total Power Supply Calculations.
- Values for these conditions are examples of the I<sub>CC</sub> formula. These limits are guaranteed but not tested.
- $$I_C = I_{\text{QUIESCENT}} + I_{\text{INPUTS}} + I_{\text{DYNAMIC}}$$

$$I_C = I_{CC} + \Delta I_{CC} D_H N_T + I_{CCD} (f_{CP}/2 + f_I N_I)$$

I<sub>CC</sub> = Quiescent Current  
 ΔI<sub>CC</sub> = Power Supply Current for a TTL High Input (V<sub>IN</sub> = 3.4V)  
 D<sub>H</sub> = Duty Cycle for TTL Inputs High  
 N<sub>T</sub> = Number of TTL Inputs at D<sub>H</sub>  
 I<sub>CCD</sub> = Dynamic Current Caused by an Input Transition Pair (HLH or LHL)  
 f<sub>CP</sub> = Clock Frequency for Register Devices (Zero for Non-Register Devices)  
 f<sub>I</sub> = Input Frequency  
 N<sub>I</sub> = Number of Inputs at f<sub>I</sub>  
 All currents are in milliamps and all frequencies are in megahertz.
- See test circuit and wave forms.
- Minimum limits are guaranteed but not tested on Propagation Delays.
- This parameter is guaranteed but not production tested.

4  
OCTAL 5V FCT  
5V FCT 25Ω

Test Circuits and Waveforms



NOTE:

14. Pulse Generator for All Pulses: Rate  $\leq 1.0\text{MHz}$ ;  $Z_{OUT} \leq 50\Omega$ ;  
 $t_r, t_f \leq 2.5\text{ns}$ .

FIGURE 1. TEST CIRCUIT




FIGURE 2. SETUP, HOLD, AND RELEASE TIMING

SWITCH POSITION	
TEST	SWITCH
$t_{PLZ}, t_{PZL}$	Closed
$t_{PHZ}, t_{PZH}, t_{PLH}, t_{PHL}$	Open

DEFINITIONS:

$C_L$  = Load capacitance, includes jig and probe capacitance.  
 $R_T$  = Termination resistance, should be equal to  $Z_{OUT}$  of the Pulse Generator.




FIGURE 3. PULSE WIDTH




FIGURE 4. ENABLE AND DISABLE TIMING




FIGURE 5. PROPAGATION DELAY