

## Features

- Any frequency between 220.000001 MHz and 700 MHz accurate to 6 decimal places
- LVPECL, LVDS and HCSL output signaling types
- 0.1ps RMS phase jitter (random) for Ethernet applications
- Frequency stability as low as  $\pm 10$  ppm
- Wide temperature range from  $-40^{\circ}\text{C}$  to  $85^{\circ}\text{C}$   
Contact SiTime for higher temperature range options
- Industry-standard packages: 3.2x2.5, 7.0x5.0 mm  
Contact SiTime for 5.0 x 3.2 mm package

## Applications

- 10/40GB Ethernet, SONET, SATA, SAS, Fibre Channel
- Telecom, networking, instrumentation, storage, servers

INSTANT  
SAMPLESGREEN  
SOLUTIONSLIFETIME  
WARRANTY

## Electrical Characteristics

All Min and Max limits in the Electrical Characteristics tables are specified over temperature and rated operating voltage with 15 pF output load unless otherwise stated. Typical values are at  $25^{\circ}\text{C}$  and nominal supply voltage

**Table 1. Electrical Characteristics - Common to LVPECL, LVDS and HCSL**

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Frequency Range</b>						
Output Frequency Range	f	220.000001	–	700	MHz	Accurate to 6 decimal places
<b>Frequency Stability</b>						
Frequency Stability	F_stab	-10	–	+10	ppm	Inclusive of initial tolerance, operating temperature, rated power supply voltage and load variations
		-20	–	+20	ppm	
		-25	–	+25	ppm	
		-50	–	+50	ppm	
First Year Aging	F_aging1	–	$\pm 1$	–	ppm	At $25^{\circ}\text{C}$
<b>Temperature Range</b>						
Operating Temperature Range	T_use	-20	–	+70	$^{\circ}\text{C}$	Extended Commercial
		-40	–	+85	$^{\circ}\text{C}$	Industrial. Contact SiTime for higher temperature range options
<b>Supply Voltage</b>						
Supply Voltage	Vdd	2.97	3.3	3.63	V	
		2.7	3.0	3.3	V	
		2.52	2.8	3.08	V	
		2.25	2.5	2.75	V	
<b>Input Characteristics</b>						
Input Voltage High	V <sub>IH</sub>	70%	–	–	Vdd	Pin 1, OE
Input Voltage Low	V <sub>IL</sub>	–	–	30%	Vdd	Pin 1, OE
Input Pull-up Impedance	Z <sub>in</sub>	–	100	–	k $\Omega$	Pin 1, OE logic high or logic low
<b>Output Characteristics</b>						
Duty Cycle	DC	45	–	55	%	
<b>Startup and OE Timing</b>						
Start-up Time	T <sub>start</sub>	–	–	5	ms	Measured from the time Vdd reaches its rated minimum value.
OE Enable/Disable Time	T <sub>oe</sub>	–	–	510	ns	f = 322.265652 MHz - For other frequencies, T <sub>oe</sub> = 500ns + 3 period

Table 2. Electrical Characteristics - LVPECL Specific

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption	I <sub>dd</sub>	–	–	84	mA	Excluding Load Termination Current, V <sub>dd</sub> = 3.3V or 2.5V
OE Disable Supply Current	I <sub>OE</sub>	–	–	55	mA	OE = Low
Output Disable Leakage Current	I <sub>leak</sub>	–	0.15	–	μA	OE = Low
Maximum Output Current	I <sub>driver</sub>	–	–	30	mA	Maximum average current drawn from OUT+ or OUT-
<b>Output Characteristics</b>						
Output High Voltage	V <sub>OH</sub>	V <sub>dd</sub> -1.1	–	V <sub>dd</sub> -0.7	V	See Figure 2
Output Low Voltage	V <sub>OL</sub>	V <sub>dd</sub> -1.9	–	V <sub>dd</sub> -1.5	V	See Figure 2
Output Differential Voltage Swing	V <sub>Swing</sub>	1.2	1.6	2.0	V	See Figure 3
Rise/Fall Time	T <sub>r</sub> , T <sub>f</sub>	–	250	–	ps	20% to 80%, see Figure 2
<b>Jitter</b>						
RMS Period Jitter <sup>[1]</sup>	T <sub>jitt</sub>	–	1	2	ps	f = 322.265625 MHz, V <sub>DD</sub> = 3.3V or 2.5V
RMS Phase Jitter (random)	T <sub>phj</sub>	–	0.23	–	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dds</sub>
		–	0.1	–	ps	f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, all V <sub>dds</sub>

## Notes:

1. Measured according to JESD65B

Table 3. Electrical Characteristics – LVDS Specific

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption	I <sub>dd</sub>	–	–	76	mA	Excluding Load Termination Current, V <sub>dd</sub> = 3.3V or 2.5V
OE Disable Supply Current	I <sub>OE</sub>	–	–	55	mA	OE = Low
Output Disable Leakage Current	I <sub>leak</sub>	–	0.15	–	μA	OE = Low
<b>Output Characteristics</b>						
Differential Output Voltage	V <sub>OD</sub>	250	–	450	mV	See Figure 4
V <sub>OD</sub> Magnitude Change	ΔV <sub>OD</sub>	–	–	50	mV	See Figure 4
Offset Voltage	V <sub>OS</sub>	1.125	–	1.375	V	See Figure 4
V <sub>OS</sub> Magnitude Change	ΔV <sub>OS</sub>	–	–	50	mV	See Figure 4
Rise/Fall Time	T <sub>r</sub> , T <sub>f</sub>	–	340	–	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%, see Figure 4
<b>Jitter</b>						
RMS Period Jitter <sup>[2]</sup>	T <sub>jitt</sub>	–	1	2	ps	f = 322.265625 MHz, V <sub>DD</sub> = 3.3V or 2.5V
RMS Phase Jitter (random)	T <sub>phj</sub>	–	0.23	–	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all V <sub>dds</sub>
		–	0.1	–	ps	f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, all V <sub>dds</sub>

## Notes:

2. Measured according to JESD65B

Table 4. Electrical Characteristics – HCSL Specific

Parameter	Symbol	Min.	Typ.	Max.	Unit	Condition
<b>Current Consumption</b>						
Current Consumption	I <sub>dd</sub>	–	–	84	mA	Excluding Load Termination Current, V <sub>dd</sub> = 3.3V or 2.5V
OE Disable Supply Current	I <sub>OE</sub>	–	–	55	mA	OE = Low
Output Disable Leakage Current	I <sub>leak</sub>	–	0.15	–	μA	OE = Low
<b>Output Characteristics</b>						
Output High Voltage	VOH	0.6	–	0.8	V	See Figure 2
Output Low Voltage	VOL	-0.05	–	0.05	V	See Figure 2
Output Differential Voltage Swing	V <sub>Swing</sub>	1	1.4	1.8	V	See Figure 3
Rise/Fall Time	T <sub>r</sub> , T <sub>f</sub>	–	350	–	ps	Measured with 2 pF capacitive loading to GND, 20% to 80%, see Figure 2
<b>Jitter</b>						
RMS Period Jitter <sup>[3]</sup>	T <sub>jitt</sub>	–	1	2	ps	f = 322.265625 MHz, VDD = 3.3V or 2.5V
RMS Phase Jitter (random)	T <sub>phj</sub>	–	0.23	–	ps	f = 322.265625 MHz, Integration bandwidth = 12 kHz to 20 MHz, all Vdds
		–	0.1	–	ps	f = 322.265625 MHz, IEEE802.3-2005 10GbE jitter mask integration bandwidth = 1.875 MHz to 20 MHz, all Vdds

**Notes:**

3. Measured according to JESD65B

Table 5. Pin Description

Pin	Map	Functionality	
1	OE/NC	Output Enable (OE)	H <sup>[4]</sup> : specified frequency output L: output is high impedance
		Non Connect (NC)	H or L or Open: No effect on output frequency or other device functions
2	NC	NA	No Connect; Leave it floating or connect to GND for better heat dissipation
3	GND	Power	VDD Power Supply Ground
4	OUT+	Output	Oscillator output
5	OUT-	Output	Complementary oscillator output
6	VDD	Power	Power supply voltage <sup>[5]</sup>

**Notes:**

- In OE mode, a pull-up resistor of 10 kΩ or less is recommended if pin 1 is not externally driven.
- A capacitor of value 0.1 μF or higher between V<sub>dd</sub> and GND is required. An additional 10 pF capacitor between V<sub>dd</sub> and GND is required for the best phase jitter performance




Figure 1. Pin Assignments

**Table 6. Absolute Maximum**

Attempted operation outside the absolute maximum ratings may cause permanent damage to the part. Actual performance of the IC is only guaranteed within the operational specifications, not at absolute maximum ratings.

Parameter	Min.	Max.	Unit
Storage Temperature	-65	150	°C
VDD	-0.5	4	V
Electrostatic Discharge (HBM)	–	2000	V
Soldering Temperature (follow standard Pb free soldering guidelines)	–	260	°C

**Table 7. Thermal Consideration<sup>[6]</sup>**

Package	$\theta_{JA}$ , 4 Layer Board (°C/W)	$\theta_{JC}$ , Bottom (°C/W)
3225, 6-pin	TBD	TBD
7050, 6-pin	TBD	TBD

**Notes:**

6. Refer to JESD51 for  $\theta_{JA}$  and  $\theta_{JC}$  definitions, and reference layout used to determine the  $\theta_{JA}$  and  $\theta_{JC}$  values in the above table.

**Table 8. Maximum Operating Junction Temperature<sup>[7]</sup>**

Max Operating Temperature (ambient)	Maximum Operating Junction Temperature
70°C	80
85°C	95


**Notes:**

7. Datasheet specifications are not guaranteed if junction temperature exceeds the maximum operating junction temperature.


**Table 9. Environmental Compliance**

Parameter	Condition/Test Method
Mechanical Shock	MIL-STD-883F, Method 2002
Mechanical Vibration	MIL-STD-883F, Method 2007
Temperature Cycle	JESD22, Method A104
Solderability	MIL-STD-883F, Method 2003
Moisture Sensitivity Level	MSL1 @ 260°C


**Waveform Diagrams**



**Figure 2. LVPECL/HCSL Voltage Levels per Differential Pin (OUT+/OUT-)**




**Figure 3. LVPECL/HCSL Voltage Levels across Differential Pair**




**Figure 4. LVDS Voltage Levels per Differential Pin (OUT+/OUT-)**

**Termination Diagrams**


LVPECL:



**Figure 5. LVPECL Typical Termination**



**Figure 6. LVPECL AC Coupled Termination**



**Figure 7. LVPECL with Thevenin Typical Termination**

Termination Diagrams (Continued)

LVDS:




Figure 8. LVDS Single Termination (Load Terminated)

HCSL:




Figure 9. HCSL Typical Termination

#### Dimensions and Patterns

Package Size – Dimensions (Unit: mm) <sup>[8]</sup>	Recommended Land Pattern (Unit: mm) <sup>[9]</sup>
<p><b>3.2 x 2.5x 0.75 mm</b></p>	
<p><b>7.0 x 5.0x 0.90 mm<sup>[10]</sup></b></p>	


**Notes:**

- 8. Top Marking: Y denotes manufacturing origin and XXXX denotes manufacturing lot number. The value of “Y” will depend on the assembly location of the device.
- 9. A capacitor of value 0.1 μF or higher between Vdd and GND is required.
- 10. The center pad has no electrical function. Soldering down the center pad to the GND is recommended for best thermal dissipation, but is optional.



**Ordering Information**

**SiT9367AC-1B2-33E322.265625T**



**Notes:**

- 11. Contact SiTime for higher temperature range options
- 12. Contact SiTime for 5.0 x 3.2 package
- 13. Bulk is available for sampling only

**Table 10. Ordering Codes for Supported Tape & Reel Packing Method**

Device Size (mm x mm)	8 mm T&R (3ku)	8 mm T&R (1ku)	12 mm T&R (3ku)	12 mm T&R (1ku)	16 mm T&R (3ku)	16 mm T&R (1ku)
7.0 x 5.0	—	—	—	—	T	Y
3.2 x 2.5	D	E	T	Y	—	—

Table 11 .Revision History

Revision	Release Date	Change Summary
0.1	06/29/16	Initial draft
0.2	08/02/16	Revised T_jitt and T_phj values in electrical characteristics tables
0.21	08/25/16	Removed 5.0 x 3.2 mm package Revised the 12k -20 MHz phase jitter value
0.25	09/21/16	Revised the Electrical characteristics tables Revised 7050 package dimension

© SiTime Corporation 2016. The information contained herein is subject to change at any time without notice. SiTime assumes no responsibility or liability for any loss, damage or defect of a Product which is caused in whole or in part by (i) use of any circuitry other than circuitry embodied in a SiTime product, (ii) misuse or abuse including static discharge, neglect or accident, (iii) unauthorized modification or repairs which have been soldered or altered during assembly and are not capable of being tested by SiTime under its normal test conditions, or (iv) improper installation, storage, handling, warehousing or transportation, or (v) being subjected to unusual physical, thermal, or electrical stress.

**Disclaimer:** SiTime makes no warranty of any kind, express or implied, with regard to this material, and specifically disclaims any and all express or implied warranties, either in fact or by operation of law, statutory or otherwise, including the implied warranties of merchantability and fitness for use or a particular purpose, and any implied warranty arising from course of dealing or usage of trade, as well as any common-law duties relating to accuracy or lack of negligence, with respect to this material, any SiTime product and any product documentation. Products sold by SiTime are not suitable or intended to be used in a life support application or component, to operate nuclear facilities, or in other mission critical applications where human life may be involved or at stake. All sales are made conditioned upon compliance with the critical uses policy set forth below.

**CRITICAL USE EXCLUSION POLICY**

BUYER AGREES NOT TO USE SITIME'S PRODUCTS FOR ANY APPLICATION OR IN ANY COMPONENTS USED IN LIFE SUPPORT DEVICES OR TO OPERATE NUCLEAR FACILITIES OR FOR USE IN OTHER MISSION-CRITICAL APPLICATIONS OR COMPONENTS WHERE HUMAN LIFE OR PROPERTY MAY BE AT STAKE.

SiTime owns all rights, title and interest to the intellectual property related to SiTime's products, including any software, firmware, copyright, patent, or trademark. The sale of SiTime products does not convey or imply any license under patent or other rights. SiTime retains the copyright and trademark rights in all documents, catalogs and plans supplied pursuant to or ancillary to the sale of products or services by SiTime. Unless otherwise agreed to in writing by SiTime, any reproduction, modification, translation, compilation, or representation of this material shall be strictly prohibited.