Technical Data

DSP56321/D Rev. 9, 2/2004

24-Bit Digital Signal Processor



MOTOROLA intelligence everywhere[™]

digitaldna

The DSP56321 is intended for applications requiring a large amount of internal memory, such as networking and wireless infrastructure applications. The onboard EFCOP can accelerate general filtering applications, such as echo-cancellation applications, correlation, and general-purpose convolution-based algorithms. By operating in parallel with the core, the EFCOP provides overall enhanced performance and signal quality with no impact on channel throughput or total channel support.




Figure 1. DSP56321 Block Diagram

The Motorola DSP56321, a member of the DSP56300 Digital Signal Processor (DSP) family, supports networking, security encryption, and home entertainment using a high-performance, single-clock-cycle-per- instruction engine (DSP56000 code-compatible), a barrel shifter, 24-bit addressing, an instruction cache, and a direct memory access (DMA) controller (see **Figure 1**). The DSP56321 offers 240 MMACS performance, attaining 480 MMACS when the EFCOP is in use. It operates with an internal 240 MHz clock with a 1.6 volt core and independent 3.3 volt input/output (I/O) power. This device is pin- compatible with the Motorola DSP56303, DSP56L307, DSP56309, and DSP56311.

Table of Contents

	DSP56321 Features	iii
	Target Applications	v
	Product Documentation	v
Chapter 1	Signal/ Connection Descriptions	1.1
	1.1 Signal Groupings1.2 Power	
	1.2 Power	
	1.5 Clock	
	1.5 External Memory Expansion Port (Port A)	
	1.6 Interrupt and Mode Control	
	1.7 Host Interface (HI08)	
	1.8 Enhanced Synchronous Serial Interface 0 (ESSI0)	
	1.9 Enhanced Synchronous Serial Interface 1 (ESSI1)	
	1.10 Serial Communication Interface (SCI)	
	1.11 Timers	
	1.12 JTAG and OnCE Interface	1-17
Chapter 2	Specifications	
Chapter 2	2.1 Introduction	2.1
	2.1 Introduction	
	2.2 Maximum Radings	
	2.5 Infinial Characteristics	
	2.5 AC Electrical Characteristics	
Chapter 3	Packaging	
	3.1 Pin-Out and Package Information	
	3.2 FC-PBGA Package Description	
	3.3 FC-PBGA Package Mechanical Drawing	3-11
Chapter 4	Design Considerations	
	4.1 Thermal Design Considerations	4-1
	4.2 Electrical Design Considerations	
	4.3 Power Consumption Considerations	
	4.4 Input (EXTAL) Jitter Requirements	4-4
Appendix A	Power Consumption Benchmark	

Index

Data Sheet Conventions

OVERBAR	Used to indicate a signal that is active when pulled low (For example, the \overline{RESET} pin is active when low.)			
"asserted"	Means that a high true (ac	tive high) signal is high o	r that a low true (active low)	signal is low
"deasserted"	Means that a high true (active high) signal is low or that a low true (active low) signal is high			
Examples:	Signal/Symbol	Logic State	Signal State	Voltage
	PIN	True	Asserted	V _{IL} /V _{OL}
	PIN	False	Deasserted	V _{IH} /V _{OH}
	PIN	True	Asserted	V _{IH} /V _{OH}
	PIN	False	Deasserted	V _{IL} /V _{OL}

Note: Values for V_{IL}, V_{OL}, V_{IH}, and V_{OH} are defined by individual product specifications.

DSP56321 Features

High-Performance DSP56300 Core

- 240 million multiply-accumulates per second (MMACS) (480 MMACS using the EFCOP in filtering applications) with a 240 MHz clock at 1.6 V core and 3.3 V I/O
- Object code compatible with the DSP56000 core with highly parallel instruction set
- Data Arithmetic Logic Unit (Data ALU) with fully pipelined 24 × 24-bit parallel Multiplier-Accumulator (MAC), 56-bit parallel barrel shifter (fast shift and normalization; bit stream generation and parsing), conditional ALU instructions, and 24-bit or 16-bit arithmetic support under software control
- Program Control Unit (PCU) with Position Independent Code (PIC) support, addressing modes optimized for DSP applications (including immediate offsets), internal instruction cache controller, internal memory-expandable hardware stack, nested hardware DO loops, and fast auto-return interrupts
- Direct Memory Access (DMA) with six DMA channels supporting internal and external accesses; one-, two-, and three-dimensional transfers (including circular buffering); end-of-block-transfer interrupts; and triggering from interrupt lines and all peripherals
- Phase Lock Loop (PLL) allows change of low-power Divide Factor (DF) without loss of lock and output clock with skew elimination
- Hardware debugging support including On-Chip Emulation (OnCE[™]) module, Joint Test Action Group (JTAG) Test Access Port (TAP)

Enhanced Filtering Coprocessor (EFCOP)

- Internal 24×24 -bit filtering and echo-cancellation coprocessor that runs in parallel to the DSP core
- Operation at the same frequency as the core (up to 240 MHz)
- Support for a variety of filter modes, some of which are optimized for cellular base station applications:
 - Real Finite Impulse Response (FIR) with real taps
 - Complex FIR with complex taps
 - Complex FIR generating pure real or pure imaginary outputs alternately
- A 4-bit decimation factor in FIR filters, thus providing a decimation ratio up to 16
- Direct form 1 (DFI) Infinite Impulse Response (IIR) filter
- Direct form 2 (DFII) IIR filter
- Four scaling factors (1, 4, 8, 16) for IIR output
- Adaptive FIR filter with true least mean square (LMS) coefficient updates
- Adaptive FIR filter with delayed LMS coefficient updates

internal Peripherals

- Enhanced DSP56000-like 8-bit parallel host interface (HI08) supports a variety of buses (for example, ISA) and provides glueless connection to a number of industry-standard microcomputers, microprocessors, and DSPs
- Two enhanced synchronous serial interfaces (ESSI), each with one receiver and three transmitters (allows six-channel home theater)
- Serial communications interface (SCI) with baud rate generator
- Triple timer module
- Up to 34 programmable general-purpose input/output (GPIO) pins, depending on which peripherals are enabled

internal Memories

- 192×24 -bit bootstrap ROM
- 192 K \times 24-bit RAM total
- Program RAM, Instruction Cache, X data RAM, and Y data RAM sizes are programmable:

Program RAM Size	Instruction Cache Size	X Data RAM Size*	Y Data RAM Size*	Instruction Cache	MSW2	MSW1	MSW0
32 K \times 24-bit	0	$80 \text{ K} \times 24\text{-bit}$	80 K \times 24-bit	disabled	0	0	0
31 K \times 24-bit	1024 imes 24-bit	$80 \text{ K} \times 24\text{-bit}$	80 K \times 24-bit	enabled	0	0	0
40 K \times 24-bit	0	76 K \times 24-bit	76 K \times 24-bit	disabled	0	0	1
39 K \times 24-bit	1024 imes 24-bit	76 K \times 24-bit	76 K \times 24-bit	enabled	0	0	1
48 K \times 24-bit	0	72 K \times 24-bit	72 K \times 24-bit	disabled	0	1	0
47 K \times 24-bit	1024 imes 24-bit	72 K \times 24-bit	72 K \times 24-bit	enabled	0	1	0
64 K \times 24-bit	0	$64 \text{ K} \times 24 \text{-bit}$	64 K \times 24-bit	disabled	0	1	1
$63 \text{ K} \times 24 \text{-bit}$	1024 imes 24-bit	64 K \times 24-bit	64 K \times 24-bit	enabled	0	1	1
72 K \times 24-bit	0	$60 \text{ K} \times 24 \text{-bit}$	$60 \text{ K} \times 24\text{-bit}$	disabled	1	0	0
71 K \times 24-bit	1024 imes 24-bit	$60 \text{ K} \times 24 \text{-bit}$	$60 \text{ K} \times 24\text{-bit}$	enabled	1	0	0
80 K \times 24-bit	0	56 K \times 24-bit	56 K \times 24-bit	disabled	1	0	1
79 K \times 24-bit	1024 imes 24-bit	56 K \times 24-bit	56 K \times 24-bit	enabled	1	0	1
96 K × 24-bit	0	48 K \times 24-bit	48 K \times 24-bit	disabled	1	1	0
95 K \times 24-bit	1024 imes 24-bit	48 K \times 24-bit	48 K \times 24-bit	enabled	1	1	0
112 K \times 24-bit	0	40 K \times 24-bit	40 K \times 24-bit	disabled	1	1	1
111 K × 24-bit	1024×24 -bit	40 K \times 24-bit	40 K \times 24-bit	enabled	1	1	1

*Includes 12 K × 24-bit shared memory (that is, 24 K total memory shared by the core and the EFCOP)

External Memory Expansion

- Data memory expansion to two 256 K \times 24-bit word memory spaces using the standard external address lines
- Program memory expansion to one 256 K \times 24-bit words memory space using the standard external address lines
- External memory expansion port
- Chip Select Logic for glueless interface to static random access memory (SRAMs)

Reduced Power Dissipation

- Very low-power CMOS design
- Wait and Stop low-power standby modes
- Fully static design specified to operate down to 0 Hz (dc)
- Optimized power management circuitry (instruction-dependent, peripheral-dependent, and mode-dependent)

Packaging

The DSP56321 is available in a 196-pin flip-chip plastic ball grid array (FC-PBGA) or molded array plastic-ball grid array (MAP-BGA) package.

Target Applications

DSP56321 applications require high performance, low power, small packaging, and a large amount of internal memory. The EFCOP can accelerate general filtering applications. Examples include:

- · Wireless and wireline infrastructure applications
- · Multi-channel wireless local loop systems
- Security encryption systems
- Home entertainment systems
- DSP resource boards
- High-speed modem banks
- IP telephony

Product Documentation

The three documents listed in the following table are required for a complete description of the DSP56321 and are necessary to design properly with the part. Documentation is available from the following sources. (See the back cover for details.)

- A local Motorola distributor
- A Motorola semiconductor sales office
- A Motorola Literature Distribution Center
- The World Wide Web (WWW)

Table 1. DSP56321 Documentation

Name	Name Description	
DSP56300 Family Manual	Detailed description of the DSP56300 family processor core and instruction set	DSP56300FM/AD
DSP56321 User's Manual	Detailed functional description of the DSP56321 memory configuration, operation, and register programming	DSP56321UM/D
DSP56321 Technical Data	DSP56321 features list and physical, electrical, timing, and package specifications	DSP56321/D

Signal/ Connection Descriptions


1.1 Signal Groupings

The DSP56321 input and output signals are organized into functional groups as shown in **Table 1-1**. **Figure 1-1** diagrams the DSP56321 signals by functional group. The remainder of this chapter describes the signal pins in each functional group.

Table 1-1.	DSP56321	Functional	Signal	Groupings

Functional Group					
Power (/ _{CC})			20	
Ground	(GND)		66	
Clock				2	
Address	bus			18	
Data bu	6		Port A ¹	24	
Bus con	Bus control				
Interrupt and mode control					
Host interface (HI08) Port B ²					
Enhanced synchronous serial interface (ESSI) Ports C and D ³					
Serial communication interface (SCI) Port E ⁴					
Timer					
OnCE/JTAG Port					
 Port A signals define the external memory interface port, including the external address bus, data bus, and control signals. Port B signals are the HI08 port signals multiplexed with the GPIO signals. Port C and D signals are the two ESSI port signals multiplexed with the GPIO signals. Port E signals are the SCI port signals multiplexed with the GPIO signals. There are 8 signal lines that are not connected internally. These are designated no connect (NC) in the package description (see Chapter 3). There are also two lines that are reserved. 					

Note: This chapter refers to a number of configuration registers used to select individual multiplexed signal functionality. Refer to the *DSP56321 Reference Manual* for details on these configuration registers.



- Notes: 1. The HI08 port supports a non-multiplexed or a multiplexed bus, single or double Data Strobe (DS), and single or double Host Request (HR) configurations. Since each of these modes is configured independently, any combination of these modes is possible. These HI08 signals can also be configured alternatively as GPIO signals (PB[0–15]). Signals with dual designations (for example, HAS/HAS) have configurable polarity.
 - 2. The ESSI0, ESSI1, and SCI signals are multiplexed with the Port C GPIO signals (PC[0–5]), Port D GPIO signals (PD[0–5]), and Port E GPIO signals (PE[0–2]), respectively.
 - 3. TIO[0–2] can be configured as GPIO signals.

Figure 1-1. Signals Identified by Functional Group

1.2 Power

Power Name	Description
V _{CCQL}	Quiet Core (Low) Power—An isolated power for the core processing and clock logic. This input must be isolated externally from all other chip power inputs.
V _{CCQH}	Quiet External (High) Power —A quiet power source for I/O lines. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} .
V _{CCA}	Address Bus Power—An isolated power for sections of the address bus I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V_{CCQL} .
V _{CCD}	Data Bus Power —An isolated power for sections of the data bus I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} .
V _{CCC}	Bus Control Power —An isolated power for the bus control I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V _{CCQL} .
V _{CCH}	Host Power —An isolated power for the HI08 I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V_{CCQL} .
V _{CCS}	ESSI, SCI, and Timer Power —An isolated power for the ESSI, SCI, and timer I/O drivers. This input must be tied externally to all other chip power inputs, <i>except</i> V_{CCQL} .
Note: The user mus	t provide adequate external decoupling capacitors for all power connections.

1.3 Ground

Table 1-3. Grounds

Ground Name	Description		
GND	Ground—Connected to an internal device ground plane.		
Note: The u	Note: The user must provide adequate external decoupling capacitors for all GND connections.		

1.4 Clock

Table 1-4. Clock Signals

Signal Name	Туре	State During Reset	Signal Description
EXTAL	Input	Input	External Clock/Crystal Input—Interfaces the internal crystal oscillator input to an external crystal or an external clock.
XTAL	Output	Chip-driven	Crystal Output —Connects the internal crystal oscillator output to an external crystal. If an external clock is used, leave XTAL unconnected.

1.5 External Memory Expansion Port (Port A)

Note: When the DSP56321 enters a low-power standby mode (stop or wait), it releases bus mastership and tri-states the relevant Port A signals: A[0–17], D[0–23], AA[0–3], RD, WR, BB.

1.5.1 External Address Bus

Signal Name	Туре	State During Reset, Stop, or Wait	Signal Description
A[0-17]	Output	Tri-stated	Address Bus—When the DSP is the bus master, A[0–17] are active-high outputs that specify the address for external program and data memory accesses. Otherwise, the signals are tri-stated. To minimize power dissipation, A[0–17] do not change state when external memory spaces are not being accessed.

Table 1-5. External Address Bus Signals

1.5.2 External Data Bus

Table 1-6.	External Data Bus Signals
------------	---------------------------

Signal Name	Туре	State During Reset	State During Stop or Wait	Signal Description
D[0-23]	Input/ Output	Ignored Input	Last state: Input: Ignored Output: Last value	Data Bus —When the DSP is the bus master, D[0–23] are active-high, bidirectional input/outputs that provide the bidirectional data bus for external program and data memory accesses. Otherwise, D[0–23] drivers are tri-stated. If the last state is output, these lines have weak keepers to maintain the last output state if all drivers are tri-stated.

1.5.3 External Bus Control

Signal Name	Туре	State During Reset, Stop, or Wait	Signal Description
AA[0-3]	Output	Tri-stated	Address Attribute—When defined as AA, these signals can be used as chip selects or additional address lines. The default use defines a priority scheme under which only one AA signal can be asserted at a time. Setting the AA priority disable (APD) bit (Bit 14) of the Operating Mode Register, the priority mechanism is disabled and the lines can be used together as four external lines that can be decoded externally into 16 chip select signals.
RD	Output	Tri-stated	Read Enable —When the DSP is the bus master, \overline{RD} is an active-low output that is asserted to read external memory on the data bus (D[0–23]). Otherwise, \overline{RD} is tri-stated.
WR	Output	Tri-stated	Write Enable —When the DSP is the bus master, $\overline{\text{WR}}$ is an active-low output that is asserted to write external memory on the data bus (D[0–23]). Otherwise, the signals are tri-stated.
TA	Input	Ignored Input	Transfer Acknowledge —If the DSP56321 is the bus master and there is no external bus activity, or the DSP56321 is not the bus master, the TA input is ignored. The TA input is a data transfer acknowledge (DTACK) function that can extend an external bus cycle indefinitely. Any number of wait states (1, 2 infinity) can be added to the wait states inserted by the bus control register (BCR) by keeping TA deasserted. In typical operation, TA is deasserted at the start of a bus cycle, is asserted to enable completion of the bus cycle, and is deasserted before the next bus cycle. The current bus cycle completes one clock period after TA is asserted synchronous to CLKOUT. The number of wait states is determined by the TA input or by the BCR, whichever is longer. The BCR can be used to set the minimum number of wait states in external bus cycles.
			one wait state. A zero wait state access cannot be extended by TA deassertion; otherwise, improper operation may result.
BR	Output	Reset: Output (deasserted) State during Stop/Wait depends on BRH bit setting: • BRH = 0: Output (deasserted) • BRH = 1: Maintains last state (that is, if asserted, remains asserted)	Bus Request —Asserted when the DSP requests bus mastership. BR is deasserted when the DSP no longer needs the bus. BR may be asserted or deasserted independently of whether the DSP56321 is a bus master or a bus slave. Bus "parking" allows BR to be deasserted even though the DSP56321 is the bus master. (See the description of bus "parking" in the BB signal description.) The bus request hold (BRH) bit in the BCR allows BR to be asserted under software control even though the DSP does not need the bus. BR is typically sent to an external bus arbitrator that controls the priority, parking, and tenure of each master on the same external bus. BR is affected only by DSP requests for the external bus, never for the internal bus. During hardware reset, BR is deasserted and the arbitration is reset to the bus slave state.

 Table 1-7.
 External Bus Control Signals

Signal Name	Туре	State During Reset, Stop, or Wait	Signal Description	
BG	Input	Ignored Input	Bus Grant—Asserted by an external bus arbitration circuit when the DSP56321 becomes the next bus master. When BG is asserted, the DSP56321 must wait until BB is deasserted before taking bus mastership. When BG is deasserted, bus mastership is typically given up at the end of the current bus cycle. This may occur in the middle of an instruction that requires more than one external bus cycle for execution.To ensure proper operation, the user must set the asynchronous bus arbitration enable (ABE) bit (Bit 13) in the Operating Mode Register. When this bit is set, BG and BB are synchronized internally. This adds a required delay between the deassertion of an initial BG input and the assertion of a subsequent BG input.	
ВВ	Input/ Output	Ignored Input	Bus Busy—Indicates that the bus is active. Only after BB is deasserted can the pending bus master become the bus master (and then assert the signal again). The bus master may keep BB asserted after ceasing bus activity regardless of whether BR is asserted or deasserted. Called "bus parking," this allows the current bus master to reuse the bus without rearbitration until another device requires the bus. BB is deasserted by an "active pull-up" method (that is, BB is driven high and then released and held high by an external pull-up resistor). Notes: 1. See BG for additional information. 2. BB requires an external pull-up resistor.	

 Table 1-7.
 External Bus Control Signals (Continued)

1.6 Interrupt and Mode Control

The interrupt and mode control signals select the chip operating mode as it comes out of hardware reset. After $\overline{\text{RESET}}$ is deasserted, these inputs are hardware interrupt request lines.

Signal Name	Туре	State During Reset	Signal Description
MODA	Input	Schmitt-trigger Input	Mode Select A —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.
ĪRQĀ	Input		External Interrupt Request A —After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the STOP or WAIT standby state and IRQA is asserted, the processor exits the STOP or WAIT state.
MODB	Input	Schmitt-trigger Input	Mode Select B —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.
ĪRQB	Input		External Interrupt Request B —After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQB is asserted, the processor exits the WAIT state.
MODC	Input	Schmitt-trigger Input	Mode Select C —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.
IRQC	Input		External Interrupt Request C —After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQC is asserted, the processor exits the WAIT state.
MODD	Input	Schmitt-trigger Input	Mode Select D —MODA, MODB, MODC, and MODD select one of 16 initial chip operating modes, latched into the Operating Mode Register when the RESET signal is deasserted.
IRQD	Input		External Interrupt Request D —After reset, this input becomes a level-sensitive or negative-edge-triggered, maskable interrupt request input during normal instruction processing. If the processor is in the WAIT standby state and IRQD is asserted, the processor exits the WAIT state.
RESET	Input	Schmitt-trigger Input	Reset —Places the chip in the Reset state and resets the internal phase generator. The Schmitt-trigger input allows a slowly rising input (such as a capacitor charging) to reset the chip reliably. When the RESET signal is deasserted, the initial chip operating mode is latched from the MODA, MODB, MODC, and MODD inputs. The RESET signal must be asserted after powerup.
PINIT	Input	Schmitt-trigger Input	PLL Initial —During assertion of RESET, the value of PINIT determines whether the DPLL is enabled or disabled.
NMI	Input		Nonmaskable Interrupt—After RESET deassertion and during normal instruction processing, this Schmitt-trigger input is the negative-edge-triggered NMI request.

Table 1-8. Interrupt and Mode Control

1.7 Host Interface (HI08)

The HI08 provides a fast, 8-bit, parallel data port that connects directly to the host bus. The HI08 supports a variety of standard buses and connects directly to a number of industry-standard microcomputers, microprocessors, DSPs, and DMA hardware.

1.7.4 Host Port Usage Considerations

Careful synchronization is required when the system reads multiple-bit registers that are written by another asynchronous system. This is a common problem when two asynchronous systems are connected (as they are in the Host port). The considerations for proper operation are discussed in **Table 1-9**.

Action	Description
Asynchronous read of receive byte registers	When reading the receive byte registers, Receive register High (RXH), Receive register Middle (RXM), or Receive register Low (RXL), the host interface programmer should use interrupts or poll the Receive register Data Full (RXDF) flag that indicates data is available. This assures that the data in the receive byte registers is valid.
Asynchronous write to transmit byte registers	The host interface programmer should not write to the transmit byte registers, Transmit register High (TXH), Transmit register Middle (TXM), or Transmit register Low (TXL), unless the Transmit register Data Empty (TXDE) bit is set indicating that the transmit byte registers are empty. This guarantees that the transmit byte registers transfer valid data to the Host Receive (HRX) register.
Asynchronous write to host vector	The host interface programmer must change the Host Vector (HV) register only when the Host Command bit (HC) is clear. This practice guarantees that the DSP interrupt control logic receives a stable vector.

Table 1-9. Host Port Usage Considerations

1.7.5 Host Port Configuration

HI08 signal functions vary according to the programmed configuration of the interface as determined by the 16 bits in the HI08 Port Control Register.

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
H[0-7]	Input/Output	Ignored Input	Host Data —When the HI08 is programmed to interface with a non-multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional Data bus.
HAD[0-7]	Input/Output		Host Address —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, these signals are lines 0–7 of the bidirectional multiplexed Address/Data bus.
PB[0-7]	Input or Output		Port B 0–7 —When the HI08 is configured as GPIO through the HI08 Port Control Register, these signals are individually programmed as inputs or outputs through the HI08 Data Direction Register.

Table 1-10. Host Interface

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
HA0	Input	Ignored Input	Host Address Input 0 —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 0 of the host address input bus.
HAS/HAS	Input		Host Address Strobe —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is the host address strobe (HAS) Schmitt-trigger input. The polarity of the address strobe is programmable but is configured active-low (HAS) following reset.
PB8	Input or Output		Port B 8 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HA1	Input	Ignored Input	Host Address Input 1 —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 1 of the host address (HA1) input bus.
HA8	Input		Host Address 8 —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 8 of the host address (HA8) input bus.
РВ9	Input or Output		Port B 9 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HA2	Input	Ignored Input	Host Address Input 2 —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is line 2 of the host address (HA2) input bus.
НАЭ	Input		Host Address 9 —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 9 of the host address (HA9) input bus.
PB10	Input or Output		Port B 10 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HCS/HCS	Input	Ignored Input	Host Chip Select —When the HI08 is programmed to interface with a nonmultiplexed host bus and the HI function is selected, this signal is the host chip select (HCS) input. The polarity of the chip select is programmable but is configured active-low (HCS) after reset.
HA10	Input		Host Address 10 —When the HI08 is programmed to interface with a multiplexed host bus and the HI function is selected, this signal is line 10 of the host address (HA10) input bus.
PB13	Input or Output		Port B 13 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.

Table 1-10. Host Interface (Continued)

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
HRW	Input	Ignored Input	Host Read/Write —When the HI08 is programmed to interface with a single-data-strobe ho <u>st bus</u> and the HI function is selected, this signal is the Host Read/Write (HRW) input.
HRD/HRD	Input		Host Read Data —When the HI08 is programmed to interface with a double-data-strobe host bus and the HI function is selected, this signal is the HRD strobe Schmitt-trigger input. The polarity of the data strobe is programmable but is configured as active-low (HRD) after reset.
PB11	Input or Output		Port B 11 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HDS/HDS	Input	Ignored Input	Host Data Strobe —When the HI08 is programmed to interface with a single-data-strobe host bus and the HI function is selected, this signal is the host data strobe (HDS) Schmitt-trigger input. The polarity of the data strobe is programmable but is configured as active-low (HDS) following reset.
HWR/HWR	Input		Host Write Data —When the HI08 is programmed to interface with a double-data-strobe host bus and the HI function is selected, this signal is the host write data strobe (HWR) Schmitt-trigger input. The polarity of the data strobe is programmable but is configured as active-low (HWR) following reset.
PB12	Input or Output		Port B 12 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
HREQ/HREQ	Output	Ignored Input	Host Request —When the HI08 is programmed to interface with a single host request host bus and the HI function is selected, this signal is the host request (HREQ) output. The polarity of the host request is programmable but is configured as active-low (HREQ) following reset. The host request may be programmed as a driven or open-drain output.
HTRQ/HTRQ	Output		Transmit Host Request —When the HI08 is programmed to interface with a double host request host bus and the HI function is selected, this signal is the transmit host request (HTRQ) output. The polarity of the host request is programmable but is configured as active-low (HTRQ) following reset. The host request may be programmed as a driven or open-drain output.
PB14	Input or Output		Port B 14 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.

 Table 1-10.
 Host Interface (Continued)

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
HACK/HACK	Input	Ignored Input	Host Acknowledge —When the HI08 is programmed to interface with a single host request host bus and the HI function is selected, this signal is the host acknowledge (HACK) Schmitt-trigger input. The polarity of the host acknowledge is programmable but is configured as active-low (HACK) after reset.
HRRQ/HRRQ	Output		Receive Host Request —When the HI08 is programmed to interface with a double host request host bus and the HI function is selected, this signal is the receive host request (HRRQ) output. The polarity of the host request is programmable but is configured as active-low (HRRQ) after reset. The host request may be programmed as a driven or open-drain output.
PB15	Input or Output		Port B 15 —When the HI08 is configured as GPIO through the HI08 Port Control Register, this signal is individually programmed as an input or output through the HI08 Data Direction Register.
 Notes: 1. In the Stop state, the signal maintains the last state as follows: If the last state is input, the signal is an ignored input. If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. 			
2. 1	he Wait processi	ing state does no	t affect the signal state.

Table 1-10. Host Interface (Continued)

1.8 Enhanced Synchronous Serial Interface 0 (ESSI0)

Two synchronous serial interfaces (ESSI0 and ESSI1) provide a full-duplex serial port for serial communication with a variety of serial devices, including one or more industry-standard codecs, other DSPs, microprocessors, and peripherals that implement the Motorola serial peripheral interface (SPI).

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
SC00	Input or Output	Ignored Input	Serial Control 0 —For asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used either for transmitter 1 output or for serial I/O flag 0.
PC0	Input or Output		Port C 0 —The default configuration following reset is GPIO input PC0. When configured as PC0, signal direction is controlled through the Port C Direction Register. The signal can be configured as ESSI signal SC00 through the Port C Control Register.
SC01	Input/Output	Ignored Input	Serial Control 1 —For asynchronous mode, this signal is the receiver frame sync I/O. For synchronous mode, this signal is used either for transmitter 2 output or for serial I/O flag 1.
PC1	Input or Output		Port C 1 —The default configuration following reset is GPIO input PC1. When configured as PC1, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SC01 through the Port C Control Register.
SC02	Input/Output	Ignored Input	Serial Control Signal 2—The frame sync for both the transmitter and receiver in synchronous mode, and for the transmitter only in asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).
PC2	Input or Output		Port C 2 —The default configuration following reset is GPIO input PC2. When configured as PC2, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SC02 through the Port C Control Register.
SCK0	Input/Output	Ignored Input	Serial Clock—Provides the serial bit rate clock for the ESSI. The SCK0 is a clock input or output, used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes.
			Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (that is, the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PC3	Input or Output		Port C 3 —The default configuration following reset is GPIO input PC3. When configured as PC3, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SCK0 through the Port C Control Register.

Table 1-11. Enhanced Synchronous Serial Interface 0

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
SRD0	Input	Ignored Input	Serial Receive Data—Receives serial data and transfers the data to the ESSI Receive Shift Register. SRD0 is an input when data is received.
PC4	Input or Output		Port C 4 —The default configuration following reset is GPIO input PC4. When configured as PC4, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal SRD0 through the Port C Control Register.
STD0	Output	Ignored Input	Serial Transmit Data—Transmits data from the Serial Transmit Shift Register. STD0 is an output when data is transmitted.
PC5	Input or Output		Port C 5 —The default configuration following reset is GPIO input PC5. When configured as PC5, signal direction is controlled through the Port C Direction Register. The signal can be configured as an ESSI signal STD0 through the Port C Control Register.
	 In the Stop state, the signal maintains the last state as follows: If the last state is input, the signal is an ignored input. If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. 		
2.	The Wait process	ing state does no	t affect the signal state.

Table 1-11. Enhanced Synchronous Serial Interface 0 (Continued)

1.9 Enhanced Synchronous Serial Interface 1 (ESSI1)

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
SC10	Input or Output	Ignored Input	Serial Control 0 —For asynchronous mode, this signal is used for the receive clock I/O (Schmitt-trigger input). For synchronous mode, this signal is used either for transmitter 1 output or for serial I/O flag 0.
PD0	Input or Output		Port D 0 —The default configuration following reset is GPIO input PD0. When configured as PD0, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC10 through the Port D Control Register.
SC11	Input/Output	Ignored Input	Serial Control 1 —For asynchronous mode, this signal is the receiver frame sync I/O. For synchronous mode, this signal is used either for Transmitter 2 output or for Serial I/O Flag 1.
PD1	Input or Output		Port D 1 —The default configuration following reset is GPIO input PD1. When configured as PD1, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC11 through the Port D Control Register.

Table 1-12. Enhanced Serial Synchronous Interface 1

Signal Name	Туре	State During Reset ^{1,2}	Signal Description
SC12	Input/Output	Ignored Input	Serial Control Signal 2—The frame sync for both the transmitter and receiver in synchronous mode and for the transmitter only in asynchronous mode. When configured as an output, this signal is the internally generated frame sync signal. When configured as an input, this signal receives an external frame sync signal for the transmitter (and the receiver in synchronous operation).
PD2	Input or Output		Port D 2 —The default configuration following reset is GPIO input PD2. When configured as PD2, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SC12 through the Port D Control Register.
SCK1	Input/Output	Ignored Input	Serial Clock—Provides the serial bit rate clock for the ESSI. The SCK1 is a clock input or output used by both the transmitter and receiver in synchronous modes or by the transmitter in asynchronous modes.
			Although an external serial clock can be independent of and asynchronous to the DSP system clock, it must exceed the minimum clock cycle time of 6T (that is, the system clock frequency must be at least three times the external ESSI clock frequency). The ESSI needs at least three DSP phases inside each half of the serial clock.
PD3	Input or Output		Port D 3 —The default configuration following reset is GPIO input PD3. When configured as PD3, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SCK1 through the Port D Control Register.
SRD1	Input	Ignored Input	Serial Receive Data—Receives serial data and transfers the data to the ESSI Receive Shift Register. SRD1 is an input when data is being received.
PD4	Input or Output		Port D 4 —The default configuration following reset is GPIO input PD4. When configured as PD4, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal SRD1 through the Port D Control Register.
STD1	Output	Ignored Input	Serial Transmit Data—Transmits data from the Serial Transmit Shift Register. STD1 is an output when data is being transmitted.
PD5	Input or Output		Port D 5 —The default configuration following reset is GPIO input PD5. When configured as PD5, signal direction is controlled through the Port D Direction Register. The signal can be configured as an ESSI signal STD1 through the Port D Control Register.
•	If the last state is	s input, the signal output, these lin	ins the last state as follows: l is an ignored input. es have weak keepers that maintain the last output state even if the
2.	The Wait process	ing state does no	t affect the signal state.

Table 1-12.	Enhanced Serial	Synchronous	Interface 1	(Continued)
-------------	-----------------	-------------	-------------	-------------

1.10 Serial Communication Interface (SCI)

The SCI provides a full duplex port for serial communication with other DSPs, microprocessors, or peripherals such as modems.

Signal Name	Туре	State During Reset ^{1,2}	Signal Description		
RXD	Input	Ignored Input	Serial Receive Data—Receives byte-oriented serial data and transfers it to the SCI Receive Shift Register.		
PE0. When configured as PE0, signal direction is through the Port E Direction Register. The signal direction		Port E 0 —The default configuration following reset is GPIO input PE0. When configured as PE0, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal RXD through the Port E Control Register.			
TXD	Output	Ignored Input	Serial Transmit Data—Transmits data from the SCI Transmit Data Register.		
PE1	Input or Output		Port E 1 —The default configuration following reset is GPIO input PE1. When configured as PE1, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal TXD through the Port E Control Register.		
SCLK	Input/Output	Ignored Input	Serial Clock —Provides the input or output clock used by the transmitter and/or the receiver.		
PE2	Input or Output		Port E 2 —The default configuration following reset is GPIO input PE2. When configured as PE2, signal direction is controlled through the Port E Direction Register. The signal can be configured as an SCI signal SCLK through the Port E Control Register.		
 In the Stop state, the signal maintains the last state as follows: If the last state is input, the signal is an ignored input. If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. The Wait processing state does not affect the signal state. 					

Table 1-13. Serial Communication Interface

1.11 Timers

The DSP56321 has three identical and independent timers. Each timer can use internal or external clocking and can either interrupt the DSP56321 after a specified number of events (clocks) or signal an external device after counting a specific number of internal events.

Signal Name	Туре	State During Reset ^{1,2}	Signal Description			
TIO0	Input or Output	Ignored Input	Timer 0 Schmitt-Trigger Input/Output — When Timer 0 functions as an external event counter or in measurement mode, TIO0 is used as input. When Timer 0 functions in watchdog, timer, or pulse modulation mode, TIO0 is used as output.			
			The default mode after reset is GPIO input. TIO0 can be changed to output or configured as a timer I/O through the Timer 0 Control/Status Register (TCSR0).			
TIO1 Input or Output Ignored I		Ignored Input	Timer 1 Schmitt-Trigger Input/Output — When Timer 1 functions as an external event counter or in measurement mode, TIO1 is used as input. When Timer 1 functions in watchdog, timer, or pulse modulation mode, TIO1 is used as output.			
			The default mode after reset is GPIO input. TIO1 can be changed to output or configured as a timer I/O through the Timer 1 Control/Status Register (TCSR1).			
TIO2	Input or Output	Ignored Input	Timer 2 Schmitt-Trigger Input/Output — When Timer 2 functions as an external event counter or in measurement mode, TIO2 is used as input. When Timer 2 functions in watchdog, timer, or pulse modulation mode, TIO2 is used as output.			
			The default mode after reset is GPIO input. TIO2 can be changed to output or configured as a timer I/O through the Timer 2 Control/Status Register (TCSR2).			
	 In the Stop state, the signal maintains the last state as follows: If the last state is input, the signal is an ignored input. If the last state is output, these lines have weak keepers that maintain the last output state even if the drivers are tri-stated. 					
2.	The Wait process	ing state does no	t affect the signal state.			

Table 1-14. Triple Timer Signals

1.12 JTAG and OnCE Interface

The DSP56300 family and in particular the DSP56321 support circuit-board test strategies based on the *IEEE 1149.1 Standard Test Access Port and Boundary Scan Architecture*, the industry standard developed under the sponsorship of the Test Technology Committee of IEEE and the JTAG.

The OnCE module provides a means to interface nonintrusively with the DSP56300 core and its peripherals so that you can examine registers, memory, or on-chip peripherals. Functions of the OnCE module are provided through the JTAG TAP signals.

For programming models, see the chapter on debugging support in the DSP56300 Family Manual.

Туре	State During Reset	Signal Description			
Input	Input	Test Clock —A test clock input signal to synchronize the JTAG test logic.			
Input	Input	Test Data Input —A test data serial input signal for test instructions and data. TDI is sampled on the rising edge of TCK and has an internal pull-up resistor.			
Output	Tri-stated	Test Data Output —A test data serial output signal for test instructions and data. TDO is actively driven in the shift-IR an shift-DR controller states. TDO changes on the falling edge o TCK.			
Input	Input	Test Mode Select —Sequences the test controller's state machine. TMS is sampled on the rising edge of TCK and has internal pull-up resistor.			
Input	Input	Test Reset —Īnitializes the test controller asynchronously. TRST has an internal pull-up resistor. TRST must be asserted during and after power-up (see EB610/D for details).			
Input/ Output	Input	 Debug Event—As an input, initiates Debug mode from an external command controller, and, as an open-drain output, acknowledges that the chip has entered Debug mode. As an input, DE causes the DSP56300 core to finish executing the current instruction, save the instruction pipeline information, enter Debug mode, and wait for commands to be entered from the debug serial input line. This signal is asserted as an output for three clock cycles when the chip enters Debug mode as a result of a debug request or as a result of meeting a breakpoint condition. The DE has an internal pull-up resistor. This signal is not a standard part of the JTAG TAP controller. The signal connects directly to the OnCE module to initiate debug mode directly or to provide a direct external indication that the chip has entered Debug mode. All other interface with the 			
	Input Input Output Input Input	TypeDuring ResetInputInputInputInputInputInputOutputTri-statedInputInputInputInput			

Table 1-15. JTAG/OnCE Interface

JTAG and OnCE Interface

2.1 Introduction

The DSP56321 is fabricated in high-density CMOS with Transistor-Transistor Logic (TTL) compatible inputs and outputs.

2.2 Maximum Ratings

CAUTION

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, normal precautions should be taken to avoid exceeding maximum voltage ratings. Reliability is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{CC}).

Note: In the calculation of timing requirements, adding a maximum value of one specification to a minimum value of another specification does not yield a reasonable sum. A maximum specification is calculated using a worst case variation of process parameter values in one direction. The minimum specification is calculated using the worst case for the same parameters in the opposite direction. Therefore, a "maximum" value for a specification never occurs in the same device that has a "minimum" value for another specification; adding a maximum to a minimum represents a condition that can never exist.

Rating ¹		Symbol	Value ^{1, 2}	Unit	
Supply Voltage ³		√oltage ³		-0.1 to 2.25	V
Input/Outp	put \$	Supply Voltage ³	V _{CCQH}	-0.3 to 4.35	V
All input voltages		V _{IN}	GND – 0.3 to V _{CCQH} + 0.3	V	
Current drain per pin excluding V_{CC} and GND		I	10	mA	
Operating temperature range		TJ	-40 to +100	°C	
Storage temperature			T _{STG}	–55 to +150	°C
	1. 2.	Absolute maximum ratings are stres guaranteed. Stress beyond the max damage to the device.	ss ratings only, a kimum rating ma	\pm 0.3 V, T _J = -40°C to +100°C, CL = 5 and functional operation at the maximu ay affect device reliability or cause per	ım is not nanent

Table 2-1. Absolute Maximum Ratings

damage to the device. **3.** Power-up sequence: During power-up, and throughout the DSP56321 operation, V_{CCQH} voltage must always be higher or equal to V_{CCQL} voltage.

2.3 Thermal Characteristics

Thermal Resistance Characteristic	Symbol	FC-PBGA Value	MAP-BGA Value	Unit
Junction-to-ambient, natural convection, single-layer board (1s) ^{1,2}	R _{θJA}	50	44	°C/W
Junction-to-ambient, natural convection, four-layer board (2s2p) ^{1,3}	R _{θJMA}	28	25	°C/W
Junction-to-ambient, @200 ft/min air flow, single-layer board (1s) ^{1,3}	$R_{ extsf{ heta}JMA}$	37	35	°C/W
Junction-to-ambient, @200 ft/min air flow, four-layer board (2s2p) ^{1,3}	R _{θJMA}	23	22	°C/W
Junction-to-board ⁴	$R_{\theta JB}$	13	13	°C/W
Junction-to-case thermal resistance ⁵	R _{θJC}	0.1	7	°C/W

Table 2-2. Thermal Characteristics

Notes: 1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.

2. Per SEMI G38-87 and JEDEC JESD51-2 with the single-layer board horizontal.

3. Per JEDEC JESD51-6 with the board horizontal.

4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.

5. Thermal resistance between the die and the case top surface as measured by the cold plate method (MIL SPEC-883 Method 1012.1).

2.4 DC Electrical Characteristics

Characteristics	Symbol	Min	Тур	Мах	Unit
Supply voltage ¹ : • Core (V _{CCQL}) • I/O (V _{CCQH} , V _{CCA} , V _{CCD} , V _{CCC} , V _{CCH} , and V _{CCS})		1.5 3.0	1.6 3.3	1.7 3.6	V V
Input high voltage • D[0–23], BG, BB, TA • MOD/IRQ ² RESET, PINIT/NMI and all JTAG/ESSI/SCI/Timer/HI08 pins • EXTAL ⁹	V _{IH} V _{IHP} V _{IHX}	2.0 2.0 0.8 × V _{CCQH}		V _{CCQH} + 0.3 V _{CCQH} + 0.3 V _{CCQH}	V V V
Input low voltage • D[0–23], BG, BB, TA, MOD/IRQ ² , RESET, PINIT • All JTAG/ESSI/SCI/Timer/HI08 pins • EXTAL ⁹	V _{IL} V _{ILP} V _{ILX}	-0.3 -0.3 -0.3	 	0.8 0.8 0.2 × V _{CCQH}	V V V
Input leakage current	I _{IN}	-10	_	10	μΑ
High impedance (off-state) input current (@ 2.4 V / 0.4 V)	I _{TSI}	-10	_	10	μΑ
Output high voltage ⁸ • TTL $(I_{OH} = -0.4 \text{ mA})^6$ • CMOS $(I_{OH} = -10 \mu \text{A})^6$	V _{OH}	2.4 V _{CCQH} – 0.01			V V
Output low voltage ⁸ • TTL (I _{OL} = 3.0 mA) ⁶ • CMOS (I _{OL} = 10 μA) ⁶	V _{OL}			0.4 0.01	V V
Internal supply current: In Normal mode ³ — at 200 MHz — at 220 MHz — at 240 MHz In Wait mode ⁴ In Stop mode ⁵	I _{CCI} I _{CCW} I _{CCS}	 	190 200 210 10 2.3	 	mA mA mA mA mA
Input capacitance ⁶	C _{IN}	—	_	10	pF
 Power-up sequence: During power-up, an always be higher or equal to V_{CCQL} voltag Refers to MODA/IRQA, MODB/IRQB, MO Section 4.3 provides a formula to comput obtain these results, all inputs must be ter based on synthetic intensive DSP benchm this specification are 90 percent of the me applications. To obtain these results, all inputs must be To obtain these results, all inputs must be To obtain these results, all inputs not disc allowed to float), and the DPLL and on-ch Periodically sampled and not 100 percent V_{CCQH} = 3.3 V ± 0.3 V, V_{CQLC} = 1.6 V ± 0 This characteristic does not apply to XTAI Driving EXTAL to the low V_{IHX} or the high 	ge. DC/IRQC, a the estimation of the estimation of the estimation of the estimation of the estimate of th	and MODD/IRQI ated current requ at is, not allowed ppendix A). The lits of this bench (that is, not allo Stop mode mus cillator must be 40°C to +100 °C	\overline{D} pins. uirements d to float). e power co mark. Thi wed to floa st be termi disabled. C, C _L = 50	in Normal mode. Measurements a onsumption numb s reflects typical at). inated (that is, no pF	To are bers in DSP

 Table 2-3.
 DC Electrical Characteristics⁷

9. Driving EXTAL to the low V_{IHX} or the high V_{ILX} value may cause additional power consumption (DC current). To minimize power consumption, the minimum V_{IHX} should be no lower than $0.9 \times V_{CCQH}$ and the maximum V_{ILX} should be no higher than $0.1 \times V_{CCQH}$.

2.5 AC Electrical Characteristics

The timing waveforms shown in the AC electrical characteristics section are tested with a V_{IL} maximum of 0.3 V and a V_{IH} minimum of 2.4 V for all pins except EXTAL, which is tested using the input levels shown in Notes 7 and 9 of the previous table. AC timing specifications, which are referenced to a device input signal, are measured in production with respect to the 50 percent point of the respective input signal's transition. DSP56321 output levels are measured with the production test machine V_{OL} and V_{OH} reference levels set at 0.4 V and 2.4 V, respectively.


Note: Although the minimum value for the frequency of EXTAL is 0 MHz, the device AC test conditions are 16 MHz and rated speed with the DPLL enabled.

2.5.1 Internal Clocks

Characteristics	Symbol	Expression				
Gharacteristics	Symbol	Min	Тур	Max		
Internal operating frequencyWith DPLL disabledWith DPLL enabled	f	— Ef/2 — (Ef × MF)/(PDF × DF)				
Internal clock cycle timeWith DPLL disabledWith DPLL enabled	т _с		$2 \times ET_C$ ET _C × PDF × DF/MF	_		
Internal clock high periodWith DPLL disabledWith DPLL enabled	T _H	 0.49 × T _C	ET _C	 0.51 × T _C		
Internal clock low periodWith DPLL disabledWith DPLL enabled	TL	 0.49 × T _C	ET _C	 0.51 × T _C		
Note: Ef = External frequency; MF = Multiplication Factor = MFI + MFN/MFD; PDF = Predivision Factor; DF = Division Factor; T _C = Internal clock cycle; ET _C = External clock cycle; T _H = Internal clock high; T _L = Internal clock low						

2.5.2 External Clock Operation

The DSP56321 system clock is derived from the on-chip oscillator or is externally supplied. To use the on-chip oscillator, connect a crystal and associated resistor/capacitor components to EXTAL and XTAL; an example is shown in **Figure 2-1**.



Suggested Component Values:

 $f_{OSC} = 16-32 \text{ MHz}$ R = 1 M $\Omega \pm 10\%$ C = 10 pF $\pm 10\%$

Calculations are for a 16-32 MHz crystal with the following parameters:

- shunt capacitance (C $_0$) of 5.2–7.3 pF,

• series resistance of 5–15 Ω , and

drive level of 2 mW.

Note: Make sure that in the PCTL Register: • XTLD (bit 2) = 0

Figure 2-1. Crystal Oscillator Circuits

NI -	Characteristics	O. makes I	200 MHz		220 MHz		240 MHz	
No.	Characteristics	Symbol	Min	Мах	Min	Max	Min	Мах
1	Frequency of EXTAL (EXTAL Pin Frequency) ¹ • With DPLL disabled • With DPLL enabled ²	Ef DEFR = PDF × PDFR	0 MHz 16 MHz	200 MHz 200 MHz	0 MHz 16 MHz	220 MHz 220 MHz	0 MHz 16 MHz	240 MHz 240 MHz
2	 EXTAL input high³ With DPLL disabled (46.7%–53.3% duty cycle⁴) With DPLL enabled (42.5%–57.5% duty cycle⁴) 	ET _H	2.34 ns 2.13 ns	∞ 35.9 ns	2.12 ns 1.93 ns	∞ 35.9 ns	1.95 ns 1.77 ns	∞ 35.9 ns
3	 EXTAL input low⁴ With DPLL disabled (46.7%–53.3% duty cycle⁴) With DPLL enabled (42.5%–57.5% duty cycle⁴) 	ETL	2.34 ns 2.13 ns	∞ 35.9 ns	2.12 ns 1.93 ns	∞ 35.9 ns	1.95 ns 1.77 ns	∞ 35.9 ns
4	EXTAL cycle time ³ With DPLL disabled With DPLL enabled 	ET _C	5.0 ns 5.0 ns	∞ 62.5 ns	4.55 ns 4.55 ns	∞ 62.5 ns	4.17 ns 4.17 ns	∞ 62.5 ns
7	Instruction cycle time = I _{CYC} = ET _C • With DPLL disabled • With DPLL enabled	I _{CYC}	10 ns 5.0 ns	∞ 1.6 μs	9.09 ns 4.55 ns	∞ 1.6 μs	8.33 ns 4.17 ns	∞ 1.6 μs

Table 2-5. E	xternal Clock	Operation
--------------	---------------	-----------

2. Refer to Table 2-6 for a description of PDF and PDFR.

Measured at 50 percent of the input transition. 3.

The indicated duty cycle is for the specified maximum frequency for which a part is rated. The minimum clock high or low time 4. required for correction operation, however, remains the same at lower operating frequencies; therefore, when a lower clock frequency is used, the signal symmetry may vary from the specified duty cycle as long as the minimum high time and low time requirements are met.

> If an externally-supplied square wave voltage source is used, disable the internal oscillator Note: circuit after boot-up by setting XTLD (PCTL Register bit 2 = 1—see the DSP56321 Reference Manual). The external square wave source connects to EXTAL and XTAL is not used. Figure 2-2 shows the EXTAL input signal.




Figure 2-2. External Input Clock Timing

2.5.3 **Clock Generator (CLKGEN) and Digital Phase Lock Loop** (DPLL) Characteristics

	0h.al	200	MHz	220	MHz	240	MHz	Unit
Characteristics	Symbol	Min	Мах	Min	Max	Min	Max	Unit
Predivision factor	PDF ¹	1	16	1	16	1	16	_
Predivider output clock frequency range	PDFR	16	32	16	32	16	32	MHz
Total multiplication factor ²	MF	5	15	5	15	5	15	_
Multiplication factor integer part	MFI ¹	5	15	5	15	5	15	_
Multiplication factor numerator ³	MFN	0	127	0	127	0	127	_
Multiplication factor denominator	MFD	1	128	1	128	1	128	_
Double clock frequency range	DDFR	160	400	160	440	160	480	MHz
Phase lock-in time ⁴	DPLT	6.8 ⁵	150 ⁶	6.8 ⁵	150 ⁶	6.8 ⁵	150 ⁶	μs

Table 2-6. CLKGEN and DPLL Characteristics

Notes: 1. Refer to the DSP56321 User's Manual for a detailed description of register reset values.

The total multiplication factor (MF) includes both integer and fractional parts (that is, MF = MFI + MFN/MFD). 2.

The numerator (MFN) should be less than the denominator (MFD). 3.

The numerator (MEN) should be less than the denominator (MED).
 DPLL lock procedure duration is specified for the case when an external clock source is supplied to the EXTAL pin.

5. Frequency-only Lock Mode or non-integer MF, after partial reset.

6. Frequency and Phase Lock Mode, integer MF, after full reset.

Reset, Stop, Mode Select, and Interrupt Timing 2.5.4

Table 2-7. Reset, Stop, Mode Select, and Interrupt Timing⁵

N	Oberesteristics	Francisco	200	MHz	220	MHz	240	MHz	L las lit
No.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit
8	Delay from RESET assertion to all pins at reset value ³	-	-	26	_	26	—	26	ns
9	 Required RESET duration⁴ Power on, external clock generator, DPLL disabled Power on, external clock generator, DPLL enabled Power on, internal oscillator During STOP, XTAL disabled During STOP, XTAL enabled During normal operation 	$50 \times \text{ET}_{\text{C}}$ $1000 \times \text{ET}_{\text{C}}$ $75000 \times \text{ET}_{\text{C}}$ $75000 \times \text{ET}_{\text{C}}$ $2.5 \times \text{T}_{\text{C}}$ $2.5 \times \text{T}_{\text{C}}$	250.0 5.0 0.375 0.375 12.5 17	-	227.5 4.55 0.341 0.341 11.38 16	-	208.5 4.17 0.313 0.313 10.43 15	-	ns μs ms ms ns ns
10	Delay from asynchronous RESET deassertion to first external address output (internal reset deassertion) • Minimum • Maximum	3.25 × T _C + 2.0	18.25	— 180	16.77	— 163	15.55 —	— 150	ns ns
13	Mode select setup time		30.0		30.0		30.0	_	ns
14	Mode select hold time		0.0	_	0.0	_	0.0	_	ns
15	Minimum edge-triggered interrupt request assertion width		4.0	—	4.0	—	4.0	—	ns

N -	Ohennesteristise	F	200	MHz	220	MHz	240	11	
No.	Characteristics	Expression	Min	Max	Min	Max	Min	Max	Unit
16	Minimum edge-triggered interrupt request deassertion width		4.0	—	4.0	—	4.0	—	ns
17	 Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory access address out valid Caused by first interrupt instruction fetch Caused by first interrupt instruction execution 	$4.25 \times T_{C} + 2.0$ $7.25 \times T_{C} + 2.0$	23.25 38.25		21.24 34.99		19.72 32.23		ns ns
18	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to general-purpose transfer output valid caused by first interrupt instruction execution	$8.9 imes T_{C}$	44.5	_	40.45	_	37.0	_	ns
19			—	Note 7		Note 7	_	Note 7	ns
20	Delay from $\overline{\text{RD}}$ assertion to interrupt request deassertion for level sensitive fast interrupts ^{1, 6, 7}	(WS + 3.25) × T _C – 10.94	_	Note 7	_	Note 7	_	Note 7	ns
21	Delay from \overline{WR} assertion to interrupt request deassertion for level sensitive fast interrupts ^{1, 6, 7} • SRAM WS = 3 • SRAM WS \geq 4	(WS + 3) × T _C – 10.94 (WS + 2.5) × T _C – 10.94	_	Note 7 Note 7		Note 7 Note 7		Note 7 Note 7	ns ns
24	Duration for IRQA assertion to recover from Stop state		8.0	—	8.0	—	8.0	—	ns
25	 Delay from IRQA assertion to fetch of first instruction (when exiting Stop)^{2, 3} DPLL is not active during Stop (PCTL Bit 1 = 0) and Stop delay is enabled (Operating Mode Register Bit 6 = 0) DPLL is not active during Stop (PCTL Bit 	DPLT + (128K × T _C) DPLT + (23.75 ± 0.5) ×	662.2 μs 6.9	209.9 ms 188.8	662.2 μs 6.9	209.9 ms 188.8	662.2 μs 6.9	209.9 ms 188.8	 μs
	 1 = 0) and Stop delay is not enabled (Operating Mode Register Bit 6 = 1) DPLL is active during Stop (PCTL Bit 1 = 1; Implies No Stop Delay) 	T_{C} (10.0 ± 1.75) × T_{C}	41.25	58.8	37.5	53.3	34.4	49.0	ns
26	 Duration of level sensitive IRQA assertion to ensure interrupt service (when exiting Stop)^{2, 3} DPLL is not active during Stop (PCTL bit 1 = 0) and Stop delay is enabled 	DPLT + (128 K × T _C)	805.4	_	805.4	_	805.4	_	μs
	 (Operating Mode Register Bit 6 = 0) DPLL is not active during Stop (PCTL bit 1 = 0) and Stop delay is not enabled (Operating Mode Register Bit 6 = 1) 	DPLT + (20.5 \pm 0.5) \times T _C	150.1	_	150.1	_	150.1	_	μs
	DPLL is active during Stop ((PCTL bit 1 = 0; implies no Stop delay)	5.5 × T _C	27.5		25		22.9		ns
27	Interrupt Requests Rate • HI08, ESSI, SCI, Timer • DMA • IRQ, NMI (edge trigger) • IRQ, NMI (level trigger)	12T _C 8T _C 8T _C 12T _C	 	60.0 40.0 40.0 60.0		54.6 36.4 36.4 54.6	 	50.0 33.4 33.4 50.0	ns ns ns ns

Table 2-7.	Reset, Stop,	Mode Select,	and Interr	upt Timing ⁵
------------	--------------	--------------	------------	-------------------------

				200 MHz		220 MHz		240 MHz	
No.	Characteristics	Expression	Min	Min Max		Min Max		Max	– Unit
28	 DMA Requests Rate Data read from HI08, ESSI, SCI Data write to HI08, ESSI, SCI <u>Timer</u> IRQ, NMI (edge trigger) 	6T _C 7T _C 2T _C 3T _C		30.0 35.0 10.0 15.0		27.3 31.9 9.1 13.7		25.0 29.2 8.3 12.5	ns ns ns ns
29	Delay from IRQA, IRQB, IRQC, IRQD, NMI assertion to external memory (DMA source) access address out valid	$4.25 \times T_{C} + 2.0$	23.25	_	21.34	_	19.72	_	ns
Notes	 When fast interrupts are used and IF prevent multiple interrupt service. To interrupts are used. Long interrupts are used. Long interrupts are used. Long interrupts are used. Long interrupts are used. This timing depends on several setti For DPLL disable, using internal os = 0), a stabilization delay is required (Operating Mode Register Bit 6 = 0) recommended, and these specificati For DPLL disable, using internal os delay is required and recovery is mir For DPLL disable, using external os delay is required and recovery is mir For DPLL disable, using external of Bit 1 and Operating Mode Register E For DPLL enable, if PCTL Bit 1 is 0 lock procedure duration is defined in delay counter. Stop recovery ends w The DPLT value for DPLL disable i Periodically sampled and not 100 pe For an external clock generator, RES and valid. For an internal oscillator, RESET du crystal oscillator stabilization time af components connected to the oscilla When the V_{CC} is valid, but the other circuitry is in an uninitialized state that the shortest possible duration. 	ions, the de el-sensitive i gister (PCTL or is stable t . While Opeings for that of nd oscillator gister Bit 6 s tabilization of uring Stop. F ed after silic er completes while RESE set as a state of e conditions " conditions	asserted I mode.) Bit 2 = 0 pefore pro rating Mod case. • enabled of setting is in delay is re Recovering on characo sits count. • T is asser both by th • • (as speci	Edge-trigge) and oscill grams are de Registel during Stop gnored). quired and g from Stop cterization.	ered mode lator disab executed. r Bit 6 = 1 o (PCTL B recovery o requires This proce s valid, an lid. The sp ations of th) have not	is recommended during Resetting can be set it 1 = 1), no time is defi the DPLL t edure is foll d the EXT/ becified time the crystal a t been yet i	Stop (PC the Stop of the Stop of the Stop of the Stop of the Stop of the Stop of the Stop of the Stop of the Stop of the Stop of the Stop	nen fas FL Bit ⁻ delay tion e PCTI he stop - active ts the evice	
5. $V_{CCQH} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{CCQL} = 1.6 \text{ V} \pm 0.1 \text{ V}$; $T_J = -40^{\circ}\text{C}$ to $+100^{\circ}\text{C}$, $C_L = 50 \text{ pF}$. 6. WS = number of wait states (measured in clock cycles, number of T_C).									

Table 2-7.	Reset, Stop,	, Mode Select,	and Interrup	t Timing ⁵
------------	--------------	----------------	--------------	-----------------------

7. Use the expression to compute a maximum value.






Figure 2-3. Reset Timing



a) First Interrupt Instruction Execution



b) General-Purpose I/O

Figure 2-4. External Fast Interrupt Timing




Figure 2-5. External Interrupt Timing (Negative Edge-Triggered)




Figure 2-9. External Memory Access (DMA Source) Timing

2.5.5 External Memory Expansion Port (Port A)

2.5.5.1 SRAM Timing

			- · 1	200	MHz	220	MHz	240	MHz	
No.	Characteristics	Symbol	Expression ¹	Min	Max	Min	Max	Min	Мах	Unit
100	Address valid and AA assertion pulse width ²	t _{RC} , t _{WC}	$(WS + 2) \times T_C - 4.0$ [3 ≤ WS ≤ 7]	21.0		18.8		16.9		ns
			$(WS + 3) \times T_C - 4.0$ [WS ≥ 8]	51.0	—	46.0	—	41.9	—	ns
101	Address and AA valid to \overline{WR} assertion	t _{AS}	0.75 × T _C – 3.0 [WS = 3]	0.75	_	0.41	_	0.13	_	ns
			1.25 × T _C − 3.0 [WS ≥ 4]	3.25	—	2.69	—	2.21	—	ns
102	WR assertion pulse width	t _{WP}	WS × T _C – 4.0 [WS = 3]	11.0	—	9.65	—	8.51	—	ns
			$(WS - 0.5) \times T_C - 4.0$ [WS ≥ 4]	13.5	—	11.93	—	10.6	_	ns
103	WR deassertion to address not valid	t _{WR}	1.25 × T _C − 4.0 [3 ≤ WS ≤ 7]	2.25	—	1.69	—	1.21	—	ns
			$2.25 \times T_{C} - 4.0$ [WS ≥ 8]	7.25	—	6.24	—	5.38	—	ns
104	Address and AA valid to input data valid	t _{AA} , t _{AC}	$(WS + 0.75) \times T_C - 5.8$ [WS ≥ 3]	_	12.9	—	11.2	—	9.8	ns
105	RD assertion to input data valid	tOE	$\begin{array}{c} (\text{WS + 0.25})\times\text{T}_{\text{C}}-6.5\\ [\text{WS}\geq3] \end{array}$	-	9.75	_	8.29	-	7.05	ns
106	RD deassertion to data not valid (data hold time)	t _{OHZ}		0.0	—	0.0	—	0.0	—	ns
107	Address valid to WR deassertion ²	t _{AW}	$\begin{array}{c} (\text{WS + 0.75}) \times \text{T}_{\text{C}} - 4.0 \\ [\text{WS} \geq 3] \end{array}$	14.75	—	13.06	—	11.64	—	ns
108	Data valid to \overline{WR} deassertion (data setup time)	t _{DS} (t _{DW})	$\begin{array}{c} (WS-0.25)\times T_C-5.4\\ [WS\geq 3] \end{array}$	8.35	—	7.11	—	6.07	—	ns
109	Data hold time from \overline{WR} deassertion	t _{DH}	1.25 × T _C − 4.0 [3 ≤ WS ≤ 7]	2.25	—	1.69	—	1.21	—	ns
			$2.25 \times T_{\rm C} - 4.0$ [WS ≥ 8]	7.25	—	6.23	—	5.38	—	ns
110	WR assertion to data active	_	$0.25 \times T_{C} - 4.0$ [WS = 3]	-2.75	_	-2.86	_	-2.96	_	ns
			$-0.25 \times T_{C} - 4.0$ [WS ≥ 4]	-5.25	_	-5.14	_	-5.04	_	ns
111	WR deassertion to data high impedance	—	$1.25 imes T_C$	6.25	_	5.69	_	5.21	_	ns
112	Previous RD deassertion to data active (write)	—	$2.25 imes T_C - 4.0$	7.25	—	6.23	—	5.38	—	ns
113	RD deassertion time	_	$1.75 \times T_{C} - 3.0$ [3 ≤ WS ≤ 7]	5.75	—	4.96	—	4.3	—	ns
			$2.75 \times T_{C} - 3.0$ [WS ≥ 8]	10.75	_	9.51	_	8.47	—	ns
114	WR deassertion time ⁴	_	$2.0 \times T_{C} - 3.0$ [3 ≤ WS ≤ 7]	7.0	—	6.1	—	5.3	—	ns
			$(0 = 0.0 = 1)^{-1}$ $(0 = 0.0 = 1)^{-1}$ $(0 = 0.0 = 1)^{-1}$ $(WS \ge 8)^{-1}$	12.0	—	10.6	—	9.5	—	ns
115	Address valid to RD assertion	_	$0.5 imes T_C - 2.0$	0.5	_	0.3	_	0.1	_	ns

Table 2-8. SRAM Timing

		Cumhal			200 MHz		220 MHz		240 MHz	
No.	Characteristics	Symbol	Expression ¹	Min	Max	Min	Max	Min	Max	Unit
116	RD assertion pulse width	_	$\begin{array}{c} (\text{WS + 0.25}) \times \text{T}_{\text{C}} - 3.0 \\ [\text{WS} \geq 3] \end{array}$	13.25		11.59	—	10.55		ns
117	RD deassertion to address not valid		$\begin{array}{l} 1.25 \times T_{C} - 4.0 \\ [3 \leq WS \leq 7] \\ 2.25 \times T_{C} - 4.0 \\ [WS \geq 8] \end{array}$	2.25 7.25		1.69 6.24	_	1.21 5.38		ns ns
118	TA setup before RD or WR deassertion ⁵	—	$0.25 \times T_{C} + 2.0$	3.25	_	3.14	_	3.04	_	ns
119	TA hold after RD or WR deassertion	_		0	_	0		0	_	ns

Table 2-8.	SRAM Timing	(Continued)
------------	-------------	-------------

1. WS is the number of wait states specified in the BCR. The value is given for the minimum for a given category. (For example, for a category of $[3 \le WS \le 7]$ timing is specified for 3 wait states.) Three wait states is the minimum value otherwise.

2. Timings 100 and 107 are guaranteed by design, not tested.

3. All timings are measured from $0.5 \times V_{CCQH}$ to $0.5 \times V_{CCQH}$.

4. The WS number applies to the access in which the deassertion of WR occurs and assumes the next access uses a minimal number of wait states.

5. Timing 118 is relative to the deassertion edge of RD or WR even if TA remains asserted.




Figure 2-10. SRAM Read Access




Figure 2-11. SRAM Write Access

2.5.5.2 Asynchronous Bus Arbitration Timings

No.	Characteristics	Expression -	200 MHz		220 MHz		240 MHz		Unit	
NO.	Gharacteristics		Min	Max	Min	Max	Min	Max	onit	
250	BB assertion window from BG input deassertion.	2.5 × Tc + 5	_	17.5	_	16.4	_	15.4	ns	
251	Delay from BB assertion to BG assertion	2 × Tc + 5	15	_	14.1	_	13.3		ns	
Notes	 Bit 13 in the Operating Mode Register must be set to enable Asynchronous Arbitration mode. To guarantee timings 250 and 251, it is recommended that you assert non-overlapping BG inputs to different DSP56300 devices (on the same bus), as shown in Figure 2-12, where BG1 is the BG signal for one DSP56300 device while BG2 is the BG signal for a second DSP56300 device. 									




Figure 2-12. Asynchronous Bus Arbitration Timing

The asynchronous bus arbitration is enabled by internal synchronization circuits on \overline{BG} and \overline{BB} inputs. These synchronization circuits add delay from the external signal until it is exposed to internal logic. As a result of this delay, a DSP56300 part may assume mastership and assert \overline{BB} , for some time after \overline{BG} is deasserted. This is the reason for timing 250.

Once \overline{BB} is asserted, there is a synchronization delay from \overline{BB} assertion to the time this assertion is exposed to other DSP56300 components that are potential masters on the same bus. If \overline{BG} input is asserted before that time, and \overline{BG} is asserted and \overline{BB} is deasserted, another DSP56300 component may assume mastership at the same time. Therefore, some non-overlap period between one \overline{BG} input active to another \overline{BG} input active is required. Timing 251 ensures that overlaps are avoided.

2.5.6 Host Interface Timing

Na	Characteristic ¹⁰	Everencien	200	MHz	220	MHz	240 MHz		11:0:4
No.	Characteristic	Expression	Min	Мах	Min	Мах	Min	Max	Unit
317	Read data strobe assertion width ⁵ HACK assertion width	T _C + 4.95	9.95	—	9.05	—	8.3	_	ns
318	Read data strobe deassertion width ⁵ HACK deassertion width		4.95	—	4.5	—	4.13	—	ns
319	Read data strobe deassertion width ⁵ after "Last Data Register" reads ^{8,11} , or between two consecutive CVR, ICR, or ISR reads ³ HACK deassertion width after "Last Data Register" reads ^{8,11}	2.5 × T _C + 3.3	15.8	—	14.7	—	13.7	—	ns
320	Write data strobe assertion width ⁶		6.6	_	6.0	_	5.5	—	ns
321	Write data strobe deassertion width ⁸ HACK write deassertion width • after ICR, CVR and "Last Data Register" writes • after IVR writes, or	2.5 × T _C + 3.3	15.8 8.25	_	14.7 7.5	_	13.7 6.88	_	ns ns
	after TXH:TXM:TXL writes (with HLEND= 0), or after TXL:TXM:TXH writes (with HLEND = 1)								
322	HAS assertion width		4.95	_	4.5	-	4.13	-	ns
323	HAS deassertion to data strobe assertion ⁴		0.0	_	0.0	_	0.0	-	ns
324	Host data input setup time before write data strobe deassertion ⁶		4.95	_	4.5	—	4.13	—	ns
325	Host data input hold time after write data strobe deassertion ⁶		1.65	_	1.5	—	1.38	—	ns
326	Read data strobe assertion to output data active from high impedance ⁵ HACK assertion to output data active from high impedance		1.65	_	1.5	_	1.38	—	ns
327	Read data strobe assertion to output data valid ⁵ HACK assertion to output data valid		-	14.78	-	13.45	_	12.32	ns
328	Read data strobe deassertion to output data high impedance ⁵ HACK deassertion to output data high impedance		-	4.95	-	4.5	_	4.13	ns
329	Output data hold time after read data strobe deassertion ⁵ Output data hold time after HACK deassertion		1.65	—	1.5	—	1.38	—	ns
330	HCS assertion to read data strobe deassertion ⁵	T _C + 4.95	9.95	_	9.05	—	8.3	_	ns
331	HCS assertion to write data strobe deassertion ⁶		8	_	8	—	8	—	ns
332	HCS assertion to output data valid		_	17	_	16	_	15	ns
333	HCS hold time after data strobe deassertion ⁴		0.0	_	0.0	_	0.0	—	ns
334	Address (HAD[0–7]) setup time before HAS deassertion (HMUX=1)		2.31	—	2.1	—	1.93	—	ns
335	Address (HAD[0–7]) hold time after HAS deassertion (HMUX=1)		1.65	_	1.5	_	1.38	—	ns
336	HA[8–10] (HMUX=1), HA[0–2] (HMUX=0), HR/W setup time before data strobe assertion ⁴ • Read		0		0	_	0		ns
	Write		2.31	_	2.1	_	1.93	_	ns
337	HA[8–10] (HMUX=1), HA[0–2] (HMUX=0), HR/ \overline{W} hold time after data strobe deassertion ⁴		1.65	-	1.5	—	1.38		ns

 Table 2-10.
 Host Interface Timings^{1,2,12}

Na	Characteristic ¹⁰	Expression	200 MHz		220 MHz		240 MHz		Unit
No.			Min	Max	Min	Max	Min	Мах	Unit
338	Delay from read data strobe deassertion to host request assertion for "Last Data Register" read ^{5, 7, 8}	T _C + 2.64	7.64		7.19	_	6.81		ns
339	Delay from write data strobe deassertion to host request assertion for "Last Data Register" write ^{6, 7, 8}	1.5 × T _C + 2.64	10.14		9.47	—	8.9	—	ns
340	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD=0) ^{4, 7, 8}			12.14		11.04		10.12	ns
341	Delay from data strobe assertion to host request deassertion for "Last Data Register" read or write (HROD=1, open drain host request) ^{4, 7, 8, 9}		_	300.0	_	300.0	_	300.0	ns

Table 2-10.	Host Interface Timings ^{1,2,12}	(Continued)
-------------	--	-------------

Notes: 1. See the Programmer's Model section in the chapter on the HI08 in the DSP56321 Reference Manual.

2. In the timing diagrams below, the controls pins are drawn as active low. The pin polarity is programmable.

3. This timing is applicable only if two consecutive reads from one of these registers are executed.

4. The data strobe is Host Read (HRD) or Host Write (HWR) in the Dual Data Strobe mode and Host Data Strobe (HDS) in the Single Data Strobe mode.

The read data strobe is HRD in the Dual Data Strobe mode and HDS in the Single Data Strobe mode.

6. The write data strobe is HWR in the Dual Data Strobe mode and HDS in the Single Data Strobe mode.

7. The host request is HREQ in the Single Host Request mode and HRRQ and HTRQ in the Double Host Request mode.

8. The "Last Data Register" is the register at address \$7, which is the last location to be read or written in data transfers. This is RXL/TXL in the Big Endian mode (HLEND = 0; HLEND is the Interface Control Register bit 7—ICR[7]), or RXH/TXH in the Little Endian mode (HLEND = 1).

9. In this calculation, the host request signal is pulled up by a 4.7 k Ω resistor in the Open-drain mode.

10. $V_{CCQH} = 3.3 \text{ V} \pm 0.3 \text{ V}$, $V_{CCQL} = 1.6 \text{ V} \pm 0.1 \text{ V}$; $T_J = -40^{\circ}\text{C}$ to +100 °C, $C_L = 50 \text{ pF}$

11. This timing is applicable only if a read from the "Last Data Register" is followed by a read from the RXL, RXM, or RXH registers without first polling RXDF or HREQ bits, or waiting for the assertion of the HREQ signal.

12. After the external host writes a new value to the ICR, the HI08 will be ready for operation after three DSP clock cycles (3 × Tc).




Figure 2-13. Host Interrupt Vector Register (IVR) Read Timing Diagram




Figure 2-14. Read Timing Diagram, Non-Multiplexed Bus, Single Data Strobe






Figure 2-15. Read Timing Diagram, Non-Multiplexed Bus, Double Data Strobe








Figure 2-17. Write Timing Diagram, Non-Multiplexed Bus, Double Data Strobe




Figure 2-18. Read Timing Diagram, Multiplexed Bus, Single Data Strobe






Figure 2-19. Read Timing Diagram, Multiplexed Bus, Double Data Strobe








Figure 2-21. Write Timing Diagram, Multiplexed Bus, Double Data Strobe


SCI Timing 2.5.7

NI -	Ohanna (ania) ia 1	Quarter at	Formerstein	200	MHz	220	MHz	240	11	
No.	Characteristics ¹	Symbol	Expression	Min	Max	Min	Max	Min	Мах	– Unit
400	Synchronous clock cycle	t _{SCC} ²	$16 \times T_{C}$	80.0	—	72.8	—	66.7	_	ns
401	Clock low period		t _{SCC} /2 - 10.0	30.0	_	26.4	—	23.4	_	ns
402	Clock high period		t _{SCC} /2 - 10.0	30.0	_	26.4	—	23.4	_	ns
403	Output data setup to clock falling edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_{C} - 17.0$	5.5	—	3.5	—	1.76	_	ns
404	Output data hold after clock rising edge (internal clock)		$t_{SCC}/4 - 1.5 imes T_C$	13	—	11.5	_	10	_	ns
405	Input data setup time before clock rising edge (internal clock)		$t_{SCC}/4 + 0.5 \times T_{C} + 25.0$	47.5	—	45.5	—	43.8	—	ns
406	Input data not valid before clock rising edge (internal clock)		$t_{SCC}/4$ + 0.5 × T _C – 5.5	_	17.0	—	15.0	—	13.8	ns
407	Clock falling edge to output data valid (external clock)			_	32.0	—	32.0	—	32.0	ns
408	Output data hold after clock rising edge (external clock)		T _C + 8.0	13.0	—	12.6	_	12.2	_	ns
409	Input data setup time before clock rising edge (external clock)			0.0	—	0.0	_	0.0	_	ns
410	Input data hold time after clock rising edge (external clock)			9.0	—	9.0	_	9.0	_	ns
411	Asynchronous clock cycle	t _{ACC} ³	$64 imes T_{C}$	320.0	_	291.2	—	266.9	_	ns
412	Clock low period		t _{ACC} /2 - 10.0	150.0	_	135.6	—	123.5	_	ns
413	Clock high period		t _{ACC} /2 - 10.0	150.0	_	135.6	—	123.5	_	ns
414	Output data setup to clock rising edge (internal clock)		t _{ACC} /2 - 30.0	130.0	_	115.6	—	103.5	—	ns
415	Output data hold after clock rising edge (internal clock)		t _{ACC} /2 - 30.0	130.0	—	115.6	_	103.5	_	ns

Table 2-11. SCI Timings

 V_{CCQH} = 3.3 V ± 0.3 V, V_{CCQL} = 1.6 V ± 0.1 V; T_J = -40°C to +100 °C, C_L = 50 pF.
 t_{SCC} = synchronous clock cycle time (for internal clock, t_{SCC} is determined by the SCI clock control register and T_C).
 t_{ACC} = asynchronous clock cycle time; value given for 1X Clock mode (for internal clock, t_{ACC} is determined by the SCI clock control register and T_C).

In the timing diagrams below, the SCLK is drawn using the clock falling edge as a the first reference. Clock polarity is programmable 4. in the SCI Control Register (SCR). Refer to the DSP56321 Reference Manual for details.



a) Internal Clock




Figure 2-22. SCI Synchronous Mode Timing




Figure 2-23. SCI Asynchronous Mode Timing

2.5.8 ESSI0/ESSI1 Timing


No	Characteristics ^{4, 6}	Symbol	Expression	200	MHz	220	MHz	Hz 240 MHz		Cond-	Unit
No.	Characteristics 2	Symbol	Expression	Min	Max	Min	Max	Min	Max	ition ⁵	Unit
430	Clock cycle ¹	T _{ECCX} T _{ECCI}	$6 \times T_C$ $8 \times T_C$	30.0 40.0	_	27.3 36.6	_	25.0 33.3		x ck i ck	ns ns
431	Clock high period • For internal clock • For external clock		T _{ECCX} /2 – 3.7 T _{ECC/} /2 – 10.0	11.3 10.0	_	9.9 8.2	_	8.8 6.7			ns ns
432	Clock low period • For internal clock • For external clock		T _{ECCX} /2 – 3.7 T _{ECCI} /2 – 10.0	11.3 10.0	_	9.9 8.2	_	8.8 6.7			ns ns
433	RXC rising edge to FSR out (bit-length) high			-	12.5 8.3		12.5 8.3	-	12.5 8.3	x ck i ck a	ns
434	RXC rising edge to FSR out (bit-length) low			_	12.5 8.3		12.5 8.3	_	12.5 8.3	x ck i ck a	ns
435	RXC rising edge to FSR out (word-length-relative) high ²			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck a	ns
436	RXC rising edge to FSR out (word-length-relative) low ²			_	12.5 8.3	-	12.5 8.3	_	12.5 8.3	x ck i ck a	ns
437	RXC rising edge to FSR out (word-length) high			_	12.5 8.3		12.5 8.3	_	12.5 8.3	x ck i ck a	ns
438	RXC rising edge to FSR out (word-length) low			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck a	ns
439	Data in setup time before RXC (SCK in Synchronous mode) falling edge			5.0 10.0	_	5.0 10.0	_	5.0 10.0	_	x ck i ck	ns
440	Data in hold time after RXC falling edge			3.8 5.0	_	3.8 5.0	_	3.8 5.0	_	x ck i ck	ns
441	FSR input (bl, wr) high before RXC falling edge ²			5.0 10.0	_	5.0 10.0	_	5.0 10.0	_	x ck i ck a	ns
442	FSR input (wl) high before RXC falling edge			5.0 10.0	_	5.0 10.0	_	5.0 10.0	_	x ck i ck a	ns
443	FSR input hold time after RXC falling edge			3.8 5.0	_	3.8 5.0	_	3.8 5.0	_	x ck i ck a	ns
444	Flags input setup before RXC falling edge			5.0 10.0	_	5.0 10.0	_	5.0 10.0	_	x ck i ck s	ns
445	Flags input hold time after RXC falling edge			3.8 5.0	_	3.8 5.0	_	3.8 5.0	_	x ck i ck s	ns
446	TXC rising edge to FST out (bit-length) high				12.5 8.3		12.5 8.3	_	12.5 8.3	x ck i ck	ns
447	TXC rising edge to FST out (bit-length) low				12.5 8.3		12.5 8.3		12.5 8.3	x ck i ck	ns
448	TXC rising edge to FST out (word-length-relative) high ²				12.5 8.3		12.5 8.3	_	12.5 8.3	x ck i ck	ns
449	TXC rising edge to FST out (word-length-relative) low ²				12.5 8.3		12.5 8.3	_	12.5 8.3	x ck i ck	ns

Table 2-12. ESSI Timings

Ne	Characteristics ^{4, 6}	Sumbol	Expression	200	MHz	220	MHz	Hz 240 MHz		Cond-	Unit
No.		Symbol	Expression	Min	Max	Min	Max	Min	Мах	ition ⁵	Unit
450	TXC rising edge to FST out (word-length) high			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck	ns
451	TXC rising edge to FST out (word-length) low			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck	ns
452	TXC rising edge to data out enable from high impedance			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck	ns
453	TXC rising edge to Transmitter #0 drive enable assertion			_	12.5 13.5	_	12.5 13.5	_	12.5 13.5	x ck i ck	ns
454	TXC rising edge to data out valid			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck	ns
455	TXC rising edge to data out high impedance ³			_	30.0 8.3	_	30.0 8.3	_	30.0 8.3	x ck i ck	ns
456	TXC rising edge to Transmitter #0 drive enable deassertion ³			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck	ns
457	FST input (bl, wr) setup time before TXC falling edge ²			5.0 10.0	_ _	5.0 10.0	_ _	5.0 10.0	-	x ck i ck	ns
458	FST input (wl) to data out enable from high impedance			_	15.0 8.0	_	15.0 8.0	_	15.0 8.0	x ck i ck	ns
459	FST input (wl) to Transmitter #0 drive enable assertion			_	15.0 18.0	_	15.0 18.0	_	15.0 18.0	x ck i ck	ns
460	FST input (wl) setup time before TXC falling edge			5.0 10.0	_	5.0 10.0	_	5.0 10.0	_	x ck i ck	ns
461	FST input hold time after TXC falling edge			3.8 5.0	_	3.8 5.0	_	3.8 5.0	_	x ck i ck	ns
462	Flag output valid after TXC rising edge			_	12.5 8.3	_	12.5 8.3	_	12.5 8.3	x ck i ck	ns
Notes	 For the internal clock, the external clock cycle is control register. T_{ECCX} must be ≥ T_C × 3, in ac must be ≥ T_C × 4, in accordance with the explain Figure 7-3 of the <i>DSP56321 Reference Mar</i> The word-length-relative frame sync signal way spreads from one serial clock before the first bit the first word in the frame. Periodically sampled and not 100 percent tester V_{CCQH} = 3.3 V ± 0.3 V, V_{CCQL} = 1.6 V ± 0.1 V; TXC (SCK Pin) = Transmit Clock RXC (SC0 or SCK Pin) = Receive Clock FST (SC2 Pin) = Transmit Frame Sync FSR (SC1 or SC2 Pin) Receive Frame Sync i ck = Internal Clock; x ck = External Clock i ck a = Internal Clock, Synchronous Mode (asri ck s = Internal Clock, Synchronous Mode (synchronous Mode (synchr	cordance wination of CI nual. veform oper- ticlock (sam d $T_J = 0^{\circ}C$ to	ith the note below RA[PSR] and the ates the same wa e as the Bit Leng +85°C, $C_L = 50$ s implies that TX0	v Table ESSI (ay as th th Fran pF C and F	F-1 in Clock G ne bit-le ne Syno	the DS Generation angth fr c signa	SP5632 tor Fun ame sy I) until 1	1 Refe ctional /nc sig the one	rence I Block I nal wav before	<i>Vanual</i> . T _I Diagram s veform, bu	ECCI shown it

Table 2-12.	ESSI	Timings	(Continued)
-------------	------	---------	-------------

i ck s = Internal Clock, Synchronous Mode (synchronous implies that TXC and RXC are the same clock)
7. In the timing diagrams below, the clocks and frame sync signals are drawn using the clock falling edge as a the first reference. Clock and frame sync polarities are programmable in Control Register B (CRB). Refer to the *DSP56321 Reference Manual* for details.



Note: In Network mode, output flag transitions can occur at the start of each time slot within the frame. In Normal mode, the output flag state is asserted for the entire frame period.

Figure 2-24. ESSI Transmitter Timing




Figure 2-25. ESSI Receiver Timing

2.5.9 Timer Timing

Ν	Characteristics Expre	Furnessien	200	200 MHz		220 MHz		240 MHz		
No.		Expression	Min	Max	Min	Max	Min	Max	Unit	
480	TIO Low	$2 \times T_{C}$ + 2.0	12.0	_	11.1	1	10.3	_	ns	
481	TIO High	$2 \times T_{C}$ + 2.0	12.0	—	11.1	_	10.3	_	ns	
486	Synchronous delay time from Timer input rising edge to the external memory address out valid caused by the first interrupt instruction execution	10.25 × T _C + 10.0	61.25	_	56.64	_	52.74	_	ns	
Notes:	 V_{CCQH} = 3.3 V ± 0.3 V, V_{CCQL} = 1.6 V ± 0.1 V; T_J = -40°C to +100 °C, C_L = 50 pF The maximum frequency of pulses generated by a timer will be defined after device characterization is completed. In the timing diagrams below, TIO is drawn using the rising edge as the reference. TIO polarity is programmable in the Timer Control/Status Register (TCSR). Refer to the <i>DSP56321 Reference Manual</i> for details. 									

Table 2-13. Timer Timings




Figure 2-26. TIO Timer Event Input Restrictions




Figure 2-27. Timer Interrupt Generation

2.5.10 CONSIDERATIONS FOR GPIO USE

The following considerations can be helpful when GPIO is used.

2.5.10.1 GPIO as Output

- The time from fetch of the instruction that changes the GPIO pin to the actual change is seven core clock cycles, if the instruction is a one-cycle instruction and there are no pipeline stalls or any other pipeline delays.
- The maximum rise or fall time of a GPIO pin is 13 ns (TTL levels, assuming that the maximum of 50 pF load limit is met).

2.5.10.2 GPIO as Input

GPIO inputs are not synchronized with the core clock. When only one GPIO bit is polled, this lack of synchronization presents no problem, since the read value can be either the previous value or the new value of the corresponding GPIO pin. However, there is the risk of reading an intermediate state if:

- Two or more GPIO bits are treated as a coupled group (for example, four possible status states encoded in two bits).
- The read operation occurs during a simultaneous change of GPIO pins (for example, the change of 00 to 11 may happen through an intermediate state of 01 or 10).

Therefore, when GPIO bits are read, the recommended practice is to poll continuously until two consecutive read operations have identical results.

2.5.11 JTAG Timing

No.	Characteristics	All freq	uencies	Unit
NO.	Characteristics	Min	Max	Unit
500	TCK frequency of operation (1/($T_C \times 3$); absolute maximum 22 MHz)	0.0	22.0	MHz
501	TCK cycle time in Crystal mode	45.0	—	ns
502	TCK clock pulse width measured at 1.6 V	20.0	—	ns
503	TCK rise and fall times	0.0	3.0	ns
504	Boundary scan input data setup time	5.0	—	ns
505	Boundary scan input data hold time	24.0	—	ns
506	TCK low to output data valid	0.0	40.0	ns
507	TCK low to output high impedance	0.0	40.0	ns
508	TMS, TDI data setup time	5.0	—	ns
509	TMS, TDI data hold time	25.0	—	ns
510	TCK low to TDO data valid	0.0	44.0	ns
511	TCK low to TDO high impedance	0.0	44.0	ns
512	TRST assert time	100.0	_	ns
513	TRST setup time to TCK low	40.0	—	ns
Notes:	1. $V_{CCQH} = 3.3 V \pm 0.3 V$, $V_{CCQL} = 1.6 V \pm 0.1 V$; $T_J = -40^{\circ}C$ to +100 2. All timings apply to OnCE module data transfers because it uses to			ice.

Table 2-14. JTAG Timing




Figure 2-28. Test Clock Input Timing Diagram




Figure 2-30. Test Access Port Timing Diagram




Figure 2-31. TRST Timing Diagram

2.5.12 OnCE Module TimIng

No.	Characteristics	Expression	A Frequ	Unit			
			Min	Мах			
500	TCK frequency of operation (1/(T _C \times 3); maximum 22 MHz)	Max 22.0 MHz	0.0	22.0	MHz		
514	DE assertion time in order to enter Debug mode	1.5 × T _C + 10.0	20.0	—	ns		
515	Response time when DSP56321 is executing NOP instructions from internal memory	5.5 × T _C + 30.0	—	67.0	ns		
516	Debug acknowledge assertion time	$3 \times T_{C}$ + 5.0	25.0	—	ns		
Note: $V_{CCQH} = 3.3 \text{ V} \pm 0.3 \text{ V}, V_{CCQL} = 1.6 \text{ V} \pm 0.1 \text{ V}; T_J = -40^{\circ}\text{C} \text{ to } +100^{\circ}\text{C}, C_L = 50 \text{ pF}$							

Table 2-15. OnCE Module Timing




Figure 2-32. OnCE—Debug Request

AC Electrical Characteristics

3.1 Pin-Out and Package Information

This section includes diagrams of the DSP56321 package pin-outs and tables showing how the signals described in **Chapter 1** are allocated for the package. The DSP56321 is available in a 196-pin Flip Chip-Plastic Ball Grid Array (FC-PBGA) or 196-pin Molded Array Plastic-Ball Grid Array (MAP-BGA) package.

3.2 FC-PBGA Package Description

Top and bottom views of the FC-PBGA and MAP-BGA packages are shown in **Figure 3-1** and **Figure 3-2** with their pin-outs.




Figure 3-1. DSP56321 FC-PBGA Package, Top View




Figure 3-2. DSP56321 FC-PBGA Package, Bottom View

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
A1	Not Connected (NC)	B12	D8	D9	GND
A2	SC11 or PD1	B13	D5	D10	GND
A3	TMS	B14	NC	D11	GND
A4	TDO	C1	SC02 or PC2	D12	D1
A5	MODB/IRQB	C2	STD1 or PD5	D13	D2
A6	D23	C3	тск	D14	V _{CCD}
A7	V _{CCD}	C4	MODA/IRQA	E1	STD0 or PC5
A8	D19	C5	MODC/IRQC	E2	V _{CCS}
A9	D16	C6	D22	E3	SRD0 or PC4
A10	D14	C7	V _{CCQL}	E4	GND
A11	D11	C8	D18	E5	GND
A12	D9	C9	V _{CCD}	E6	GND
A13	D7	C10	D12	E7	GND
A14	NC	C11	V _{CCD}	E8	GND
B1	SRD1 or PD4	C12	D6	E9	GND
B2	SC12 or PD2	C13	D3	E10	GND
B3	TDI	C14	D4	E11	GND
B4	TRST	D1	PINIT/NMI	E12	A17
B5	MODD/IRQD	D2	SC01 or PC1	E13	A16
B6	D21	D3	DE	E14	D0
B7	D20	D4	GND	F1	RXD or PE0
B8	D17	D5	GND	F2	SC10 or PD0
B9	D15	D6	GND	F3	SC00 or PC0
B10	D13	D7	GND	F4	GND
B11	D10	D8	GND	F5	GND

Table 3-1. Signal List by Ball Number

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
F6	GND	H3	SCK0 or PC3	J14	A9
F7	GND	H4	GND	K1	V _{CCS}
F8	GND	H5	GND	K2	HREQ/HREQ, HTRQ/HTRQ, or PB14
F9	GND	H6	GND	K3	TIO2
F10	GND	H7	GND	K4	GND
F11	GND	H8	GND	K5	GND
F12	V _{CCQH}	H9	GND	K6	GND
F13	A14	H10	GND	K7	GND
F14	A15	H11	GND	K8	GND
G1	SCK1 or PD3	H12	V _{CCA}	K9	GND
G2	SCLK or PE2	H13	A10	K10	GND
G3	TXD or PE1	H14	A11	K11	GND
G4	GND	J1	HACK/HACK, HRRQ/HRRQ, or PB15	K12	V _{CCA}
G5	GND	J2	HRW, HRD/HRD, or PB11	K13	A5
G6	GND	J3	HDS/HDS, HWR/HWR, or PB12	K14	A6
G7	GND	J4	GND	L1	HCS/HCS, HA10, or PB13
G8	GND	J5	GND	L2	TIO1
G9	GND	J6	GND	L3	TIO0
G10	GND	J7	GND	L4	GND
G11	GND	J8	GND	L5	GND
G12	A13	J9	GND	L6	GND
G13	V _{CCQL}	J10	GND	L7	GND
G14	A12	J11	GND	L8	GND
H1	V _{CCQH}	J12	A8	L9	GND
H2	V _{CCQL}	J13	A7	L10	GND

 Table 3-1.
 Signal List by Ball Number (Continued)

Ball No.	Signal Name	Ball No.	Signal Name	Ball No.	Signal Name
L11	GND	M13	A1	P1	NC
L12	V _{CCA}	M14	A2	P2	H5, HAD5, or PB5
L13	A3	N1	H6, HAD6, or PB6	P3	H3, HAD3, or PB3
L14	A4	N2	H7, HAD7, or PB7	P4	H1, HAD1, or PB1
M1	HA1, HA8, or PB9	N3	H4, HAD4, or PB4	P5	NC
M2	HA2, HA9, or PB10	N4	H2, HAD2, or PB2	P6	GND
M3	HA0, HAS/HAS, or PB8	N5	RESET	P7	AA2
M4	V _{CCH}	N6	GND	P8	XTAL
M5	H0, HAD0, or PB0	N7	AA3	P9	V _{CCC}
M6	V _{CCQL}	N8	NC	P10	TA
M7	V _{CCQH}	N9	V _{CCQL}	P11	BB
M8	EXTAL	N10	Reserved	P12	AA1
M9	Reserved	N11	BR	P13	BG
M10	NC	N12	V _{CCC}	P14	NC
M11	WR	N13	AA0		
M12	RD	N14	A0		
Note:	Signal names are based on configured functionality. Most connections supply a single signal. Some connections provide a signal with dual functionality, such as the MODx/IRQx pins that select an operating mode after RESET is deasserted but act as interrupt lines during operation. Some signals have configurable polarity; these names are shown with and without overbars, such as HAS/HAS. Some connections have two or more configurable functions; names assigned to these connections indicate the function for a specific configuration. For example, connection N2 is data line H7 in non-multiplexed bus mode, data/address line HAD7 in multiplexed bus mode, or GPIO line PB7 when the GPIO function is enabled for this pin. Unlike the TQFP package, most of the GND pins are connected internally in the center of the connection array and act as heat sink for the chip.				

Table 3-1. Signal List by Ball Number (Continued)

Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.
A0	N14	BR	N10	D9	A12
A1	M13	D0	E14	DE	D3
A10	H13	D1	D12	EXTAL	M8
A11	H14	D10	B11	GND	D4
A12	G14	D11	A11	GND	D5
A13	G12	D12	C10	GND	D6
A14	F13	D13	B10	GND	D7
A15	F14	D14	A10	GND	D8
A16	E13	D15	B9	GND	D9
A17	E12	D16	A9	GND	D10
A2	M14	D17	B8	GND	D11
A3	L13	D18	C8	GND	E4
A4	L14	D19	A8	GND	E5
A5	K13	D2	D13	GND	E6
A6	K14	D20	B7	GND	E7
A7	J13	D21	B6	GND	E8
A8	J12	D22	C6	GND	E9
A9	J14	D23	A6	GND	E10
AA0	N13	D3	C13	GND	E11
AA1	P12	D4	C14	GND	F4
AA2	P7	D5	B13	GND	F5
AA3	N7	D6	C12	GND	F6
BB	P11	D7	A13	GND	F7
BG	P13	D8	B12	GND	F8

Table 3-2. Signal List by Signal Name

Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.
GND	F9	GND	K4	HA1	M1
GND	F10	GND	K5	HA10	L1
GND	F11	GND	K6	HA2	M2
GND	G4	GND	K7	HA8	M1
GND	G5	GND	K8	HA9	M2
GND	G6	GND	K9	HACK/HACK	J1
GND	G7	GND	K10	HAD0	M5
GND	G8	GND	K11	HAD1	P4
GND	G9	GND	L4	HAD2	N4
GND	G10	GND	L5	HAD3	P3
GND	G11	GND	L6	HAD4	N3
GND	H4	GND	L7	HAD5	P2
GND	H5	GND	L8	HAD6	N1
GND	H6	GND	L9	HAD7	N2
GND	H7	GND	L10	HAS/HAS	М3
GND	H8	GND	L11	HCS/HCS	L1
GND	H9	GND	N6	HDS/HDS	J3
GND	H10	GND	P6	HRD/HRD	J2
GND	H11	H0	M5	HREQ/HREQ	K2
GND	J4	H1	P4	HRRQ/HRRQ	J1
GND	J5	H2	N4	HRW	J2
GND	J6	H3	P3	HTRQ/HTRQ	K2
GND	J7	H4	N3	HWR/HWR	J3
GND	J8	H5	P2	IRQA	C4
GND	J9	H6	N2	IRQB	A5
GND	J10	H7	N2	IRQC	C5
GND	J11	HA0	M3	IRQD	B5

 Table 3-2.
 Signal List by Signal Name (Continued)

Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.
MODA	C4	PB4	N3	RD	M12
MODB	A5	PB5	P2	Reserved	M9
MODC	C5	PB6	N1	Reserved	N10
MODD	B5	PB7	N2	RESET	N5
NC	A1	PB8	M3	RXD	F1
NC	A14	PB9	M1	SC00	F3
NC	B14	PC0	F3	SC01	D2
NC	M10	PC1	D2	SC02	C1
NC	N8	PC2	C1	SC10	F2
NC	P1	PC3	H3	SC11	A2
NC	P5	PC4	E3	SC12	B2
NC	P14	PC5	E1	SCK0	НЗ
NMI	D1	PCAP	P5	SCK1	G1
PB0	M5	PD0	F2	SCLK	G2
PB1	P4	PD1	A2	SRD0	E3
PB10	M2	PD2	B2	SRD1	B1
PB11	J2	PD3	G1	STD0	E1
PB12	J3	PD4	B1	STD1	C2
PB13	L1	PD5	C2	TA	P10
PB14	K2	PE0	F1	ТСК	C3
PB15	J1	PE1	G3	TDI	B3
PB2	N4	PE2	G2	TDO	A4
PB3	P3	PINIT	D1	TIO0	L3

Table 3-2. Signal List by Signal Name (Continued)

Signal Name	Ball No.	Signal Name	Ball No.	Signal Name	Ball No.
TIO1	L2	V _{CCC}	P9	V _{CCQL}	C7
TIO2	К3	V _{CCD}	A7	V _{CCQL}	G13
TMS	A3	V _{CCD}	C9	V _{CCQL}	H2
TRST	B4	V _{CCD}	C11	V _{CCQL}	M6
TXD	G3	V _{CCD}	D14	V _{CCQL}	N9
V _{CCA}	H12	V _{CCH}	M4	V _{CCS}	E2
V _{CCA}	K12	V _{CCQH}	F12	V _{CCS}	K1
V _{CCA}	L12	V _{CCQH}	H1	WR	M11
V _{ccc}	N12	V _{CCQH}	M7	XTAL	P8

 Table 3-2.
 Signal List by Signal Name (Continued)

3.3 FC-PBGA Package Mechanical Drawing






Figure 3-3. DSP56321 Mechanical Information, 196-pin FC-PBGA Package

3.4 MAP-BGA Package Mechanical Drawing



CASE 1128C-01 ISSUE O

DATE 07/28/98



Design Considerations

Thermal Design Considerations 4.1

An estimate of the chip junction temperature, T_I, in °C can be obtained from this equation:

Equation 1: $T_J = T_A + (P_D \times R_{\theta JA})$

Where:

T _A	=	ambient temperature °C
$R_{\theta JA}$	=	package junction-to-ambient thermal resistance °C/W
P _D	=	power dissipation in package

Historically, thermal resistance has been expressed as the sum of a junction-to-case thermal resistance and a case-to-ambient thermal resistance, as in this equation:

Equation 2: $R_{\theta JA} = R_{\theta JC} + R_{\theta CA}$

Where:

$R_{\theta JA}$	=	package junction-to-ambient thermal resistance °C/W
$R_{\theta JC}$	=	package junction-to-case thermal resistance °C/W
$R_{\theta CA}$	=	package case-to-ambient thermal resistance °C/W

 $R_{\theta IC}$ is device-related and cannot be influenced by the user. The user controls the thermal environment to change the case-to-ambient thermal resistance, $R_{\Theta CA}$. For example, the user can change the air flow around the device, add a heat sink, change the mounting arrangement on the printed circuit board (PCB) or otherwise change the thermal dissipation capability of the area surrounding the device on a PCB. This model is most useful for ceramic packages with heat sinks; some 90 percent of the heat flow is dissipated through the case to the heat sink and out to the ambient environment. For ceramic packages, in situations where the heat flow is split between a path to the case and an alternate path through the PCB, analysis of the device thermal performance may need the additional modeling capability of a system-level thermal simulation tool.

The thermal performance of plastic packages is more dependent on the temperature of the PCB to which the package is mounted. Again, if the estimates obtained from $R_{\theta JA}$ do not satisfactorily answer whether the thermal performance is adequate, a system-level model may be appropriate.

A complicating factor is the existence of three common ways to determine the junction-to-case thermal resistance in plastic packages.

- To minimize temperature variation across the surface, the thermal resistance is measured from the junction to the outside surface of the package (case) closest to the chip mounting area when that surface has a proper heat sink.
- To define a value approximately equal to a junction-to-board thermal resistance, the thermal resistance is measured from the junction to the point at which the leads attach to the case.
- If the temperature of the package case (T_T) is determined by a thermocouple, thermal resistance is computed from the value obtained by the equation $(T_J T_T)/P_D$.

As noted earlier, the junction-to-case thermal resistances quoted in this data sheet are determined using the first definition. From a practical standpoint, that value is also suitable to determine the junction temperature from a case thermocouple reading in forced convection environments. In natural convection, the use of the junction-to-case thermal resistance to estimate junction temperature from a thermocouple reading on the case of the package will yield an estimate of a junction temperature slightly higher than actual temperature. Hence, the new thermal metric, thermal characterization parameter or Ψ_{JT} , has been defined to be $(T_J - T_T)/P_D$. This value gives a better estimate of the junction temperature in natural convection when the surface temperature of the package is used. Remember that surface temperature readings of packages are subject to significant errors caused by inadequate attachment of the sensor to the surface and to errors caused by heat loss to the sensor. The recommended technique is to attach a 40-gauge thermocouple wire and bead to the top center of the package with thermally conductive epoxy.

4.2 Electrical Design Considerations

CAUTION

This device contains protective circuitry to guard against damage due to high static voltage or electrical fields. However, normal precautions are advised to avoid application of any voltages higher than maximum rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for example, either GND or V_{CC}).

Use the following list of recommendations to ensure correct DSP operation.

- Provide a low-impedance path from the board power supply to each V_{CC} pin on the DSP and from the board ground to each GND pin.
- Use at least four 0.01–0.1 μ F bypass capacitors for V_{CCQL} (core) and at least six 0.01–0.1 μ F bypass capacitors for the other V_{CC} (I/O) power connections positioned as closely as possible to the four sides of the package to connect the power sources to GND.
- Ensure that capacitor leads and associated printed circuit traces that connect to the chip V_{CC} and GND pins are less than 0.5 inch per capacitor lead.
- Use at least a four-layer PCB with two inner layers for V_{CC} and GND.

- Because the DSP output signals have fast rise and fall times, PCB trace lengths should be minimal. This recommendation particularly applies to the address and data buses as well as the \overline{IRQA} , \overline{IRQB} , \overline{IRQC} , \overline{IRQD} , \overline{TA} , and \overline{BG} pins. Maximum PCB trace lengths on the order of 6 inches are recommended.
- Consider all device loads as well as parasitic capacitance due to PCB traces when you calculate capacitance. This is especially critical in systems with higher capacitive loads that could create higher transient currents in the V_{CC} and GND circuits.
- All inputs must be terminated (that is, not allowed to float) by CMOS levels except for the three pins with internal pull-up resistors (TRST, TMS, DE).
- The following pins must be asserted during the power-up sequence: RESET and TRST. A stable EXTAL signal should be supplied before deassertion of RESET. If the V_{CC} reaches the required level before EXTAL is stable or other "required RESET duration" conditions are met (see **Table 2-7**), the device circuitry can be in an uninitialized state that may result in significant power consumption and heat-up. Designs should minimize this condition to the shortest possible duration.
- Ensure that during power-up, and throughout the DSP56321 operation, V_{CCQH} is always higher or equal to the V_{CCQL} voltage level.
- If multiple DSP devices are on the same board, check for cross-talk or excessive spikes on the supplies due to synchronous operation of the devices.
- The Port A data bus (D[0–23]), HI08, ESSI0, ESSI1, SCI, and timers all use internal keepers to
 maintain the last output value even when the internal signal is tri-stated. Typically, no pull-up or
 pull-down resistors should be used with these signal lines. However, if the DSP is connected to a
 device that requires pull-up resistors (such as an MPC8260), the recommended resistor value is 10 KΩ
 or less. If more than one DSP must be connected in parallel to the other device, the pull-up resistor
 value requirement changes as follows:
 - 2 DSPs = 5 K Ω (mask sets 0K91M and 1K91M)/7 K Ω (mask set 0K93M) or less
 - 3 DSPs = 3 K Ω (mask sets 0K91M and 1K91M)/4 K Ω (mask set 0K93M) or less
 - 4 DSPs = 2 K Ω (mask sets 0K91M and 1K91M)/3 K Ω (mask set 0K93M) or less
 - 5 DSPs = 1.5 K Ω (mask sets 0K91M and 1K91M)/2 K Ω (mask set 0K93M) or less
 - 6 DSPs = 1 K Ω (mask sets 0K91M and 1K91M)/1.5 K Ω (mask set 0K93M) or less
- **Note:** Refer to *EB610/D DSP56321/DSP56321T Power-Up Sequencing Guidelines* for detailed information about minimizing power consumption during startup.

4.3 Power Consumption Considerations

Power dissipation is a key issue in portable DSP applications. Some of the factors affecting current consumption are described in this section. Most of the current consumed by CMOS devices is alternating current (ac), which is charging and discharging the capacitances of the pins and internal nodes.

Current consumption is described by this formula:

Equation 3: $I = C \times V \times f$

Where:

С	=	node/pin capacitance
V	=	voltage swing
f	=	frequency of node/pin toggle

Example 4-1. Current Consumption

For a Port A address pin loaded with 50 pF capacitance, operating at 3.3 V, with a 66 MHz clock, toggling at its maximum possible rate (33 MHz), the current consumption is expressed in **Equation 4**.

Equation 4: $I = 50 \times 10^{-12} \times 3.3 \times 33 \times 10^{6} = 5.48 \ mA$

The maximum internal current (I_{CCI} max) value reflects the typical possible switching of the internal buses on best-case operation conditions—not necessarily a real application case. The typical internal current (I_{CCItvp}) value reflects the average switching of the internal buses on typical operating conditions.

Perform the following steps for applications that require very low current consumption:

- 1. Set the EBD bit when you are not accessing external memory.
- 2. Minimize external memory accesses, and use internal memory accesses.
- 3. Minimize the number of pins that are switching.
- 4. Minimize the capacitive load on the pins.
- 5. Connect the unused inputs to pull-up or pull-down resistors.
- 6. Disable unused peripherals.
- 7. Disable unused pin activity (for example, CLKOUT, XTAL).

One way to evaluate power consumption is to use a current-per-MIPS measurement methodology to minimize specific board effects (that is, to compensate for measured board current not caused by the DSP). A benchmark power consumption test algorithm is listed in **Appendix A**. Use the test algorithm, specific test current measurements, and the following equation to derive the current-per-MIPS value.

Equation 5: $I/MIPS = I/MHz = (I_{typF2} - I_{typF1})/(F2 - F1)$

Where:

I _{typF2}	=	current at F2
I _{typF1}	=	current at F1
F2	=	high frequency (any specified operating frequency)
F1	=	low frequency (any specified operating frequency lower than F2)
	T 1	

Note: F1 should be significantly less than F2. For example, F2 could be 66 MHz and F1 could be 33 MHz. The degree of difference between F1 and F2 determines the amount of precision with which the current rating can be determined for an application.

4.4 Input (EXTAL) Jitter Requirements

The allowed jitter on the frequency of EXTAL is 0.5 percent. If the rate of change of the frequency of EXTAL is slow (that is, it does not jump between the minimum and maximum values in one cycle) or the frequency of the jitter is fast (that is, it does not stay at an extreme value for a long time), then the allowed jitter can be 2 percent. The phase and frequency jitter performance results are valid only if the input jitter is less than the prescribed values.

Appendix A

Power Consumption Benchmark

The following benchmark program evaluates DSP56321 power use in a test situation. It enables the PLL, disables the external clock, and uses repeated multiply-accumulate (MAC) instructions with a set of synthetic DSP application data to emulate intensive sustained DSP operation.

```
; *
;* CHECKS Typical Power Consumption
                                               *
;*
                                               *
200,55,0,0,0
      page
      nolist
I_VEC EQU $000000; Interrupt vectors for program debug only
START EQU $8000; MAIN (external) program starting address
INT_PROG EQU $100 ; INTERNAL program memory starting address
INT_XDAT EQU $0; INTERNAL X-data memory starting address
INT_YDAT EQU $0; INTERNAL Y-data memory starting address
      INCLUDE "ioequ.asm"
INCLUDE "intequ.asm"
      list
      org
             P:START
;
      movep #$0243FF,x:M_BCR ;; BCR: Area 3 = 2 w.s (SRAM)
;
 Default: 2w.s (SRAM)
;
            #$00000F,x:M_PCTL
                                 ; XTAL disable
      movep
                                  ; PLL enable
;
 Load the program
;
;
      move
             #INT_PROG,r0
      move
             #PROG_START,r1
             #(PROG_END-PROG_START), PLOAD_LOOP
      do
      move
             p:(r1)+,x0
      move
             x0,p:(r0)+
      nop
PLOAD_LOOP
 Load the X-data
;
;
             #INT_XDAT,r0
      move
             #XDAT_START,r1
      move
             #(XDAT_END-XDAT_START),XLOAD_LOOP
      do
      move
             p:(r1)+,x0
             x0,x:(r0)+
      move
XLOAD LOOP
; Load the Y-data
;
             #INT_YDAT,r0
      move
      move
             #YDAT_START,r1
             #(YDAT_END-YDAT_START),YLOAD_LOOP
      do
      move
             p:(r1)+,x0
      move
             x0,y:(r0)+
YLOAD_LOOP
;
             INT_PROG
       jmp
PROG_START
      move
             #$0,r0
      move
             #$0,r4
             #$3f,m0
      move
      move
             #$3f,m4
;
      clr
             а
```

```
clr b
```

;	move move move bset	#\$0,x0 #\$0,x1 #\$0,y0 #\$0,y1 #4,omr ; ebd	
, sbr	dor mac mac add mac	<pre>#60,_end x0,y0,ax:(r0)+,x1 x1,y1,ax:(r0)+,x0 a,b x0,y0,ax:(r0)+,x1 x1,y1,a</pre>	<pre>y:(r4)+,y1 y:(r4)+,y0 y:(r4)+,y0</pre>
	mac move	bl,x:\$ff	y•(11)+,y0
_end	bra	sbr	
	nop nop nop nop		
PROG_E	END		
	nop nop		
XDAT_S		. 0	
;	org dc	x:0 \$262EB9	
	dc	\$86F2FE	
	dc dc	\$E56A5F \$616CAC	
	dc dc	\$8FFD75 \$9210A	
	dc	\$A06D7B	
	dc dc	\$CEA798 \$8DFBF1	
	dc	\$A063D6	
	dc dc	\$6C6657 \$C2A544	
	dc dc	\$A3662D	
	dc	\$A4E762 \$84F0F3	
	dc dc	\$E6F1B0 \$B3829	
	dc	\$8BF7AE	
	dc dc	\$63A94F \$EF78DC	
	dc	\$242DE5	
	dc dc	\$A3E0BA \$EBAB6B	
	dc dc	\$8726C8 \$CA361	
	dc	\$2F6E86	
	dc dc	\$A57347 \$4BE774	
	dc	\$8F349D	
	dc dc	\$A1ED12 \$4BFCE3	
	dc dc	\$EA26E0 \$CD7D99	
	dc	\$4BA85E	
	dc dc	\$27A43F \$A8B10C	
	dc dc	\$D3A55 \$25EC6A	
	dc	\$2A255B	
	dc dc	\$A5F1F8 \$2426D1	
	dc	\$AE6536	
	dc dc	\$CBBC37 \$6235A4	
	dc dc	\$37F0D \$63BEC2	
	dc	\$A5E4D3	
	dc dc	\$8CE810 \$3FF09	
	dc	\$60E50E	
	dc dc	\$CFFB2F \$40753C	
	dc dc	\$8262C5 \$CA641A	
	dc	\$EB3B4B	

<pre>de S2DA928 de S402786 de S402787 de S402787 de S40278 de S40278 de S40278 de S40278 de S40278 de S40278 de S40278 de S40278 de S6048 de S6048 de S40288 de S40288</pre>		
dc \$482127 dc \$482274 dc \$422750 dc \$72570 dc \$72770 dc \$727700 dc \$727700 dc \$72770000000000000000000000000000000000	dc	\$2DA928
dc \$48,277 dc \$48,277 dc \$1,003 \$10,03 \$10		
dc \$482E714 dc \$72570 dc \$128C3 XDAT_END YDAT_START ' 00 Y10 dc \$586DA dc \$6392B dc \$6392B dc \$64392B dc \$64392B dc \$443200 dc \$44400 dc \$444000 dc \$444000		•
dc \$72570 G \$827540 XDAT_END TYAT_STRIT ' TYAT_STRIT ' TYAT_STRIT ' TYAT_STRIT ' TYAT_STRIT ' TYAT_STRIT ' TYAT_STRIT ' CYAT_STRIT ' CYAT_STRIT		
dc \$148C3 XDAT_END YDAT_START ' crg y.10 c crg y.10 c crg y.10 c c \$63P70B c c \$63P70B c c \$63P70B c c \$645P87 c c \$445P87 c c \$445P87 c c \$242330 c c \$24330 c c \$242330 c c \$24330 c c \$24330 c c \$242330 c c \$448048 c c \$442730 c c \$422730 c c \$422730 c c \$422730 c c \$422730 c c \$422730 c c \$422730 c c \$4227730 c c c \$427730 c c c \$427730 c c c c c c c c c c c c c c c c c c c		
dc \$227540 XDAT_ENT YDAT_START /		
<pre>XDAT_END YDAT_START</pre>		
YDAT_START ' Org y:0 dc \$5860A dc \$63978B dc \$63978B dc \$64987 dc \$467887 dc \$426787 dc \$426787 dc \$426787 dc \$426703 dc \$422703 dc \$422707 dc \$427783 dc \$427785 dc \$427785 dc \$427785 dc \$427785 dc \$427785 dc \$427785 dc \$427785 dc \$427785 dc \$427785 dc \$4278785 dc \$427865 dc \$4278678 dc \$427865 dc \$4286		ŞE27340
<pre></pre>	—	
dc \$586DA dc \$6.392B dc \$6.392B dc \$6.392B dc \$1223D dc \$1223D dc \$2423D dc \$2423D dc \$2423D dc \$207732 dc \$20775 dc \$22765 dc \$27775 dc \$12777 dc \$127775 dc \$127775 dc \$127775 dc \$127775 dc \$127771 dc \$127773 dc \$127775 dc \$127773 dc \$127773 dc \$127775 dc \$127773 dc \$127775 dc \$127775 dc \$127773 dc \$127775 dc \$1277755 dc \$127775 dc \$127775 dc \$1277755 dc \$12777555 dc \$1277555 dc \$127755555555555555555555555555555555555		
dc \$\$2770B dc \$\$12801 dc \$\$12801 dc \$\$12801 dc \$\$467827 dc \$\$467827 dc \$\$42330 dc \$\$242330 dc \$\$242330 dc \$\$42732 dc \$\$42732 dc \$\$42732 dc \$\$4820 dc \$\$4820 dc \$\$4820 dc \$\$4820 dc \$\$4820 dc \$\$4820 dc \$\$4820 dc \$\$4820 dc \$\$4820 dc \$\$277CF5 dc \$\$21684B dc \$\$482771 dc \$\$21684B dc \$\$482771 dc \$\$21684B dc \$\$482573 dc \$\$21684B dc \$\$482518 dc \$\$21602 dc \$\$13540 dc \$\$21602 dc \$\$13540 dc \$\$13540 dc \$\$13540 dc \$\$14273 dc		
dc \$81E801 dc \$<66666 dc \$<646787 dc \$24233D dc \$22833 dc \$22833 dc \$22833 dc \$22839 dc \$283083 dc \$283083 dc \$428300 dc \$428300 dc \$428300 dc \$128307 dc \$128778 dc \$129775 dc \$120775 dc \$120775 dc \$120775 dc \$120775 dc \$120775 dc \$13577 dc \$137789 dc \$142730 dc \$1437730 dc \$1437775 dc \$1437775777777777777777777777777777777777		
dc \$467887 dc \$448233D dc \$24233D dc \$222363 dc \$222633 dc \$22503 dc \$243200 dc \$252639 dc \$25732C dc \$25775 dc \$25775 dc \$25775 dc \$25775 dc \$2516878 dc \$4182730 dc \$4182730 dc \$4182730 dc \$413556 dc \$413556 dc \$413527 dc \$427273 dc \$42739 dc \$42729 dc \$432730 dc \$442730 dc \$442722 dc \$442722 dc \$442722 dc \$44272 dc \$442		
dc \$46F8E7 dc \$24233D dc \$24233D dc \$2232d dc \$2232d dc \$22523 dc \$2438D0 dc \$C2E639 dc \$43F2D0F dc \$AFFD0F dc \$F3A2C dc \$2D7CF5 dc \$2D7CF5 dc \$2D7CF5 dc \$2D7CF5 dc \$415371 dc \$4157371 dc \$4157371 dc \$4157371 dc \$4157371 dc \$4157371 dc \$4157371 dc \$415737 dc \$415770 dc \$415770 dc \$41567 dc \$41567 dc \$41567 dc \$41567 dc \$415770 dc \$41570 dc \$41570		
dc \$2433D dc \$223C83 dc \$243E0 dc \$243E0 dc \$445E0 dc \$445E0 dc \$75A2C dc \$2D7CF5 dc \$2D7CF5 dc \$2D7CF5 dc \$415E18 dc \$415E18 dc \$415E171 dc \$435E36 dc \$415E371 dc \$435E36 dc \$415E371 dc \$437E371 dc \$437273 dc \$412730 dc \$412730 dc \$412730 dc \$412730 dc \$412730 dc \$412730 dc \$412730 dc \$412730 dc \$4142730 dc \$4142730 dc \$4142730 dc \$4482730 dc \$487749 dc \$48428 dc \$48428 dc \$48428 dc \$48428 dc \$418628 dc \$418628 dc \$418628 dc \$418628 dc \$418628 dc \$418628 dc \$418628 dc \$418628 dc \$418592 dc \$438519 dc \$438519 dc \$438519 dc \$438519 dc \$438519 dc \$438778 dc \$438519 dc \$438519 dc \$438778 dc \$438587 dc \$438587 dc \$438778 dc \$438587 dc \$438587 dc \$438592 dc \$438592 dc \$438592 dc \$438592 dc \$438592 dc \$438592 dc \$438592 dc \$438592 dc \$438592 dc \$4385978 dc \$44245 VDAT_KND		
dc \$802732 dc \$243E00 dc \$343E00 dc \$85A47B dc \$85A47B dc \$85A47B dc \$\$2572 dc \$\$2572 dc \$\$2572 dc \$\$25732 dc \$\$2587 dc \$\$2587 dc \$\$2587 dc \$\$2587 dc \$\$2587 dc \$\$2587 dc \$\$488773 dc \$\$20002 dc \$\$432730 dc \$\$432730 dc \$\$442730 dc \$\$442730 dc \$\$442730 dc \$\$442928 dc \$\$442928 dc \$\$65860 dc \$\$68850 dc \$\$68860 dc \$\$68860 dc \$\$68860 dc \$\$68860 dc \$\$68860 dc \$\$68860 dc \$\$682006		
dc \$2E3C83 dc \$42E3C9 dc \$42E3C7 dc \$42E3C7 dc \$7E3C7 dc \$2D7CF5 dc \$2D7CF5 dc \$2D7CF5 dc \$2D7CF5 dc \$2D7CF5 dc \$42E3C7 dc \$422E2 dc \$422C7 dc \$4222E dc \$42273 dc \$4222E dc \$42273 dc \$4222E dc \$42422E dc \$42422E dc \$426C7 dc \$427E3C7 dc \$427E3C		
dc \$A43E00 dc \$C28G39 dc \$C28G39 dc \$A55A47E dc \$A57A7C dc \$F7A7C dc \$F7A7C dc \$F16A8A dc \$A4ED18 dc \$A4ED18 dc \$A4ED18 dc \$A4ED18 dc \$A4ED18 dc \$A4ED17 dc \$A135AD dc \$A12730 dc \$A127300 dc \$A1273000 dc \$A1273000000000000000000000000000000000000		
dc \$355A7E dc \$F3A2C dc \$216A8A dc \$245B77 dc \$435171 dc \$435171 dc \$33556 dc \$245171 dc \$345376 dc \$245171 dc \$33556 dc \$245273 dc \$242730 dc \$42730 dc \$423730 dc \$423730 dc \$442222 dc \$4423730 dc \$442922 dc \$442922 dc \$442922 dc \$5463CCF dc \$5464C8 dc \$526065 dc \$526065 dc \$526066 dc \$5276C7 dc \$528016 dc \$5276C7 dc \$5276C7 dc \$52803 dc \$5276C7 dc \$52803 dc \$528042 <td></td> <td></td>		
dc \$ABFDDF dc \$F3A2C dc \$2D7CF5 dc \$E16AA dc \$ECBAFB dc \$43F371 dc \$43F371 dc \$43F371 dc \$43F371 dc \$43F371 dc \$135AD dc \$135AD dc \$1250F2 dc \$1250F2 dc \$1273 dc \$432730 dc \$432730 dc \$432730 dc \$432273 dc \$432273 dc \$432273 dc \$4362CF dc \$46065 dc \$1AA3A dc \$4A52E dc \$40665 dc \$1AA3A dc \$41A5AB dc \$477AE dc \$40665 dc \$1AA3A dc \$48AC48 dc \$477AE dc \$48AC48 dc \$477AE dc \$48AC48 dc \$477AE dc \$48AC48 dc \$477AE dc \$4		
dc \$F3A2C dc \$E16A8A dc \$E16A8A dc \$4BED18 dc \$4BED18 dc \$43F371 dc \$83A556 dc \$81A556 dc \$81A5A0 dc \$8135A0 dc \$8135A0 dc \$2CE0E2 dc \$8135A0 dc \$42773 dc \$42773 dc \$432730 dc \$432730 dc \$437730 dc \$437FA9 dc \$46365C dc \$46A65C dc \$46A65C dc \$46A65C dc \$46464 dc \$4292E dc \$48A648 dc \$41B6EB dc \$48AC48 dc \$4287E10 dc \$4287241 dc \$6276C7 dc \$6276C		
dc \$E16A8A dc \$4B2D18 dc \$4B2D18 dc \$43F371 dc \$83A556 dc \$81A556 dc \$81A5AD dc \$8135AD dc \$2CE0E2 dc \$8135AD dc \$437730 dc \$437730 dc \$437730 dc \$44322E dc \$4636CF dc \$1A63A dc \$66655 dc \$1A63A dc \$66655 dc \$1AA3A dc \$616665 dc \$14A3A dc \$616667 dc \$61677 dc \$667842 dc \$666787 dc \$667842 dc \$667842 dc \$667842 dc \$667842 dc \$673863 dc \$667842 dc \$667842 dc \$667842 dc \$67845 dc \$67842 dc \$67845 dc \$67842 dc \$67842	dc	\$F3A2C
dc \$ECB&FFB dc \$43F371 dc \$43F371 dc \$83A556 dc \$E1E9D7 dc \$ACA2C4 dc \$815AD dc \$42CF0E2 dc \$81273 dc \$432730 dc \$432730 dc \$A4292E dc \$A4292E dc \$A6A65C dc \$68A65C dc \$1AA3A dc \$6EA65C dc \$1AA3A dc \$6EA65C dc \$1AA3A dc \$6EA65C dc \$1AA3A dc \$6E3006 dc \$46AC48 dc \$46AC48 dc \$6276C7 dc \$662006 dc \$6276C7 dc \$662006 dc \$6276C7 dc \$662006 dc \$6276C7 dc \$662006 dc \$6276C7 dc \$662006 dc \$6276C7 dc \$663006 dc \$6276C7 dc \$62700 dc \$62785 dc \$67842 dc \$67842 dc \$8287324 dc \$828728 dc \$828728 dc \$82678 dc \$67842 dc \$82678 dc \$67842 dc \$828728 dc \$82678 dc \$828728 dc \$67842 dc \$828728 dc \$828		
dc \$48ED18 dc \$31371 dc \$32730 dc \$21350 dc \$135AD dc \$213730 dc \$42773 dc \$432730 dc \$42773 dc \$432730 dc \$42922 dc \$487FA9 dc \$4642922 dc \$46065 dc \$10065 dc \$10065		
dc \$83A556 dc \$11E9D7 dc \$ACA2C4 dc \$135AD dc \$24260E2 dc \$872C73 dc \$432730 dc \$4A292E dc \$A63CCF dc \$A63CCF dc \$6BA55C dc \$1AA3A dc \$A1B6EB dc \$4A248 dc \$1AA51 dc \$41B6EB dc \$44AC48 dc \$1F7AE1 dc \$6E3006 dc \$42F6C7 dc \$6E2692 dc \$62786C7 dc \$62863 dc \$62786C7 dc \$62863 dc \$42648 dc \$47E41D dc \$6E3096 dc \$43A519 dc \$62862 dc \$43A519 dc \$6139DE dc \$43B519 dc \$43B28 dc \$43B28 dc \$43B29 dc \$6139DE dc \$6139DE dc \$6139DE dc \$6139DE dc \$6677842 dc \$677847 dc \$677847 dc \$677847 dc \$67784	dc	
dc \$F1E9D7 dc \$ACA2C4 dc \$B135AD dc \$2CE0E2 dc \$F2C73 dc \$A32730 dc \$A32730 dc \$A4292E dc \$AA292E dc \$AA292E dc \$AA292E dc \$AA292E dc \$AA29E dc \$AA29E dc \$AA29E dc \$AA29E dc \$AA248 dc \$A1B6EB dc \$A1B70F dc \$A139DE dc \$A139DE dc \$A139DE dc \$A1381778 dc \$A2B734 dc \$A189708 dc \$A18790 dc \$A18707 dc \$A1870		
dc \$ACA2C4 dc \$8135AD dc \$2CE0E2 dc \$872C73 dc \$432730 dc \$432730 dc \$4A292E dc \$A63CCF dc \$66A65C dc \$E06D65 dc \$1AA3A dc \$A1B6EB dc \$48AC48 dc \$48AC48 dc \$6E3006 dc \$6E3006 dc \$6E27AE1 dc \$66276C7 dc \$662677 dc \$662677 dc \$662692 dc \$C23633 dc \$2C3863 dc \$C23639 dc \$C2363 dc \$CB2692 dc \$C43519 dc \$6139DE dc \$6139DE dc \$43A519 dc \$6139DE dc \$43A519 dc \$4328732 dc \$2C3863 dc \$2C3863 dc \$434519 dc \$4328732 dc \$2C3863 dc \$434519 dc \$4328732 dc \$2C3863 dc \$434519 dc \$433519 dc \$433519 dc \$43778 dc \$4328732 dc \$432873 dc \$43475 dc		
dc \$2CEDE2 dc \$432730 dc \$432730 dc \$432730 dc \$432730 dc \$43292E dc \$A632CF dc \$68A65C dc \$E06D65 dc \$1A33A dc \$1A3A dc \$1A3A dc \$1A43A dc \$48A248 dc \$62F6C7 dc \$66276C7 dc \$662667 dc \$628692 dc \$2C3863 dc \$CE2692 dc \$2C3863 dc \$CE3692 dc \$43A519 dc \$6139DE dc \$43A519 dc \$43A519 dc \$438519 dc \$438519 dc \$438778 dc \$438778 dc \$438778 dc \$438778 dc \$438778 dc \$2BF51 dc \$438778 dc \$2BF751 dc \$2BF751 dc \$438778 dc \$2BF78F dc \$438778 dc \$2BF78F dc \$438778 dc \$2BF78F dc \$438778 dc \$2BF78F dc \$438778 dc \$2BF651 dc \$6276C7 dc \$6276C7 dc \$6276C7 dc \$438778 dc \$43877878 dc \$43877878787878787878787878787787878787787	dc	
dc \$432730 dc \$432730 dc \$4432730 dc \$4437749 dc \$44292E dc \$46365C dc \$106055 dc \$106055 dc \$12006 dc \$12006 dc \$48248 dc \$48248 dc \$47781 dc \$6276C7 dc \$62782 dc \$62782 dc \$62782 dc \$62782 dc \$62782 dc \$62782 dc \$62782 dc \$67842 dc \$678445 dc \$678445 dc \$678445 dc \$678445 dc \$678445 dc \$678445 dc \$678445 dc \$678466 dc		
dc \$432730 dc \$487FA9 dc \$4292E dc \$6BA55C dc \$10A3A dc \$11A65 dc \$11A65 dc \$11A65 dc \$11A65 dc \$11A65 dc \$11B6EB dc \$48AC48 dc \$47F7A81 dc \$62F6C7 dc \$6064F4 dc \$62F6C7 dc \$6064F4 dc \$62F6C7 dc \$6064F4 dc \$139DE dc \$139DE dc \$139DE dc \$139DE dc \$139DE dc \$6139DE dc \$6139DE dc \$43858C dc \$438519 dc \$43858C dc \$43359 dc \$43858C dc \$458588 dc \$458782 dc \$45888 dc \$458882 dc \$458888 dc \$458882 dc \$458888 dc \$4588888 dc \$4588888 dc \$4588888 dc \$4588888888 dc \$45888888 dc \$4588888 dc \$458888888888888		
dc \$4A392E dc \$A63CCF dc \$6BA65C dc \$E06D65 dc \$1AA3A dc \$A1B6EB dc \$418AC48 dc \$A1B6EB dc \$628006 dc \$6286C7 dc \$6664F4 dc \$6064F4 dc \$6064F4 dc \$6139DE dc \$C68C60 dc \$C682662 dc \$C68260 dc \$C68260 dc \$C68260 dc \$C68260 dc \$C68260 dc \$C68260 dc \$C682692 dc \$C68267 dc \$C682692 dc \$C682692 d		
dc \$A63CF dc \$6BA65C dc \$1A3A dc \$1A3A dc \$1A6EB dc \$48AC48 dc \$48AC48 dc \$EF7AE1 dc \$6E3006 dc \$62507 dc \$6064F4 dc \$6064F4 dc \$6064F4 dc \$2C3863 dc \$C2C3863 dc \$C2C3863 dc \$C6BC60 dc \$433519 dc \$433519 dc \$43328C dc \$43328C dc \$43328C dc \$43328C dc \$4338778 dc \$4338778 dc \$28F251 dc \$4338778 dc \$28F251 dc \$438778 dc \$437778 dc \$438778 dc \$438778 dc \$438778 dc \$438778 dc \$437778 dc \$437778 dc \$437778 dc \$437778 dc \$437778 dc \$437778 dc \$437778 dc \$437778 dc \$437778 dc \$4377778 dc \$43777777777777777777777777777777777777		
de \$68,65C dc \$1AA3A dc \$A186EB dc \$48AC48 dc \$48AC48 dc \$62F7AE1 dc \$6276C7 dc \$6064F4 dc \$6276C7 dc \$6064F4 dc \$273863 dc \$2C3863 dc \$CE2692 dc \$2C3863 dc \$CE2692 dc \$6139DE dc \$6139DE dc \$6139DE dc \$6139DE dc \$6139DE dc \$6179D5 dc \$6079D5 dc \$20F5EA dc \$20F5EA dc \$2B7E51 dc \$2B7E51 dc \$4B3E8C dc \$2BFE51 dc \$4B320DB dc \$2BFE51 dc \$4B3E8C dc \$667842 dc \$667842 dc \$667842 dc \$6162BC dc \$6162BC dc \$6162BC dc \$6162BC dc \$6162BC dc \$6162BC		
dc \$1A3A dc \$A1B6EB dc \$48AC48 dc \$6E3006 dc \$6E3006 dc \$62F6C7 dc \$604F4 dc \$87E41D dc \$2C82692 dc \$2C3863 dc \$C6B260 dc \$43A519 dc \$6139DE dc \$4134519 dc \$6139DE dc \$622EAF dc \$622EAF dc \$6162BC dc \$622EAF dc \$622EAF dc \$622EAF dc \$6162BC dc \$622EAF		
dc \$A1B6EB dc \$48AC48 dc \$EF7AE1 dc \$663006 dc \$623067 dc \$6064F4 dc \$87E41D dc \$202692 dc \$22363 dc \$C6BC60 dc \$43A519 dc \$43A519 dc \$4139DE dc \$4139DE dc \$43359 dc \$4139DE dc \$43359 dc \$43359 dc \$43359 dc \$4359 dc \$43359 dc \$4359 dc \$4359 dc \$4359 dc \$4359 dc \$4359 dc \$4359 dc \$4359 dc \$4359 dc \$4359 dc \$43778 dc \$43778 dc \$28F51 dc \$438F28 dc \$48F28D dc \$48F28D dc \$487324 dc \$48728 dc		
dc \$48AC48 dc \$ET7AE1 dc \$6E3006 dc \$62F6C7 dc \$6064F4 dc \$87B41D dc \$2C3863 dc \$2C3863 dc \$C6BC60 dc \$43A519 dc \$6139DE dc \$6139DE dc \$6139DE dc \$43B3E8C dc \$6079D5 dc \$40F7BF dc \$40F7EF dc \$43B778 dc \$43B778 dc \$43B778 dc \$4230DB dc \$43B778 dc \$428F251 dc \$68FFB7 dc \$68FFB7 dc \$68FFB7 dc \$68FFB7 dc \$68FFB7 dc \$68FFB7 dc \$68FFB7 dc \$68FFB7 dc \$68FFB7 dc \$68FE51 dc \$68FE51 dc \$68FE51 dc \$68FE51 dc \$68FE51 dc \$68FE51 dc \$68FE57 dc \$68FE51 dc \$68FE57 dc \$68FE57 dc \$68FE51 dc \$68FE57 dc \$68FE57 dc \$68FE51 dc \$68FE57 dc \$		
dc \$6E3006 dc \$62F6C7 dc \$6064F4 dc \$87E41D dc \$CB2692 dc \$2C3863 dc \$C6BC60 dc \$43A519 dc \$6139DE dc \$4B3E8C dc \$4B3E8C dc \$4B3E8C dc \$4B3E8C dc \$4B3E8C dc \$6079D5 dc \$20F5EA dc \$20F5EA dc \$28F30D dc \$28F51 dc \$28F51 dc \$68FFB7 dc \$28F324 dc \$68FFB7 dc \$68F57 dc \$685C3 dc \$68F67 dc \$685C3 dc \$685C3 d		
dc \$62F6C7 dc \$6064F4 dc \$CB2692 dc \$CB2692 dc \$CB2692 dc \$C6BC60 dc \$43A519 dc \$6139DE dc \$ADF7BF dc \$ADF7BF dc \$4B3E8C dc \$6079D5 dc \$6079D5 dc \$20DB dc \$2BF51 dc \$2BF51 dc \$2BF51 dc \$28F324 dc \$8728D dc \$667842 dc \$667842 dc \$622EAF dc \$62EAF dc \$62EAF dc \$62EAF dc		
dc \$6064F4 dc \$87F41D dc \$CB2692 dc \$2C3863 dc \$C6BC60 dc \$43A519 dc \$6139DE dc \$4139DE dc \$41358C dc \$4DF7BF dc \$4B3E8C dc \$6079D5 dc \$2075EA dc \$8230DB dc \$A3B778 dc \$28FE51 dc \$28FE51 dc \$28FE51 dc \$28FE51 dc \$28F728D dc \$28F324 dc \$816053 dc \$678422 dc \$816758 dc \$61628C dc \$61628C dc \$61628C dc \$61628C dc \$61628C dc \$61628C dc \$61628C dc \$61628C dc \$61628C		
dc \$CB2692 dc \$2C3863 dc \$C6BC60 dc \$43A519 dc \$6139DE dc \$4B588C dc \$4DF7BF dc \$4079D5 dc \$E0F5EA dc \$8230DB dc \$2BFE51 dc \$2BFE51 dc \$2BFE51 dc \$28F324 dc \$85F28D dc \$667842 dc \$83E053 dc \$41FD90 dc \$682689 dc \$6162BC dc \$6162BC dc \$6162BC dc \$E4A245		
dc \$2C3863 dc \$C6BC60 dc \$43A519 dc \$6139DE dc \$ADF7BF dc \$4B3E8C dc \$6079D5 dc \$6079D5 dc \$8230DB dc \$8230DB dc \$2BFE51 dc \$2BFE51 dc \$2BFE51 dc \$2BF224 dc \$8F324 dc \$8F324 dc \$8F2E8D dc \$667842 dc \$8B2053 dc \$4A1FD90 dc \$6622EAF dc \$6162BC dc \$6162BC dc \$6162BC dc \$6162BC		
dc \$C6BC60 dc \$43A519 dc \$6139DE dc \$ADF7BF dc \$4B3E8C dc \$4079D5 dc \$20P5EA dc \$8230DB dc \$23FE51 dc \$2BFE51 dc \$2BFE57 dc \$28FE57 dc \$28F28D dc \$687FB7 dc \$852E8D dc \$667842 dc \$667842 dc \$667842 dc \$6162BC dc \$6162BC dc \$6162BC dc \$6162BC dc \$E4A245 YDAT_END		
dc \$6139DE dc \$ADF7BF dc \$4B3E8C dc \$6079D5 dc \$E0F5EA dc \$8230DB dc \$8230DB dc \$2BFE51 dc \$2BFE51 dc \$2BF87 dc \$28F324 dc \$8F2E8D dc \$8F2E8D dc \$85E03 dc \$41FD90 dc \$6B2689 dc \$6568E dc \$6162BC dc \$6162BC dc \$E4A245 YDAT_END		
dc \$ADF7BF dc \$4B3E8C dc \$6079D5 dc \$E0F5EA dc \$8230DB dc \$A3B778 dc \$2BFE51 dc \$2BFE51 dc \$2BFE57 dc \$28F324 dc \$8F2E8D dc \$8F2E8D dc \$85E053 dc \$41FD90 dc \$6B2689 dc \$6E26AF dc \$6162BC dc \$6162BC dc \$E4A245 YDAT_END		
dc \$4B3E8C dc \$6079D5 dc \$E0F5EA dc \$8230DB dc \$A3B778 dc \$2BFE51 dc \$2BFE51 dc \$28F724 dc \$872E8D dc \$872E8D dc \$872E8D dc \$83E053 dc \$41FD90 dc \$6E2689 dc \$6E2689 dc \$6162BC dc \$6162BC dc \$E4A245 YDAT_END		
dc \$E0F5EA dc \$8230DB dc \$A3B778 dc \$2BFE51 dc \$2BFE51 dc \$28F324 dc \$8F2E8D dc \$8F2E8D dc \$667842 dc \$83E053 dc \$A1FD90 dc \$6E2689 dc \$65B68E dc \$6162BC dc \$6162BC dc \$E4A245 YDAT_END	dc	\$4B3E8C
dc \$8230DB dc \$A3B778 dc \$2BFE51 dc \$2BFE51 dc \$28F324 dc \$88F288D dc \$8728BD dc \$667842 dc \$83E053 dc \$A1FD90 dc \$6B2689 dc \$6B2689 dc \$6162BC dc \$6162BC dc \$6162BC dc \$E4A245 YDAT_END		
dc \$A3B778 dc \$2BFE51 dc \$E0A6B6 dc \$68FB7 dc \$28F324 dc \$8F2E8D dc \$667842 dc \$83E053 dc \$A1FD90 dc \$6B2689 dc \$6E2689 dc \$6162BC dc \$6162BC dc \$6162BC dc \$E4A245 YDAT_END		
dc \$E0A6B6 dc \$68FB7 dc \$28F324 dc \$8F2E8D dc \$667842 dc \$83E053 dc \$A1FD90 dc \$6B2689 dc \$652689 dc \$652689 dc \$6162BC dc \$6162BC dc \$6162BC dc \$E4A245 YDAT_END	dc	\$A3B778
dc \$68FFB7 dc \$28F324 dc \$8F2E8D dc \$667842 dc \$83E053 dc \$A1FD90 dc \$6B2689 dc \$6B2689 dc \$6568E dc \$622EAF dc \$6162BC dc \$6162BC dc \$E4A245 YDAT_END		
dc \$28F324 dc \$8F2E8D dc \$667842 dc \$83E053 dc \$A1FD90 dc \$6B2689 dc \$85B68E dc \$622EAF dc \$6162BC dc \$E4A245 YDAT_END ;****		
<pre>dc \$667842 dc \$83E053 dc \$A1FD90 dc \$6B2689 dc \$85B68E dc \$622EAF dc \$6162BC dc \$E4A245 YDAT_END</pre>	dc	\$28F324
<pre>dc \$83E053 dc \$A1FD90 dc \$6B2689 dc \$85B68E dc \$622EAF dc \$6162BC dc \$E4A245 YDAT_END</pre>		
<pre>dc \$A1FD90 dc \$6B2689 dc \$85B68E dc \$622EAF dc \$6162BC dc \$E4A245 YDAT_END ;************************************</pre>		
<pre>dc \$85B68E dc \$622EAF dc \$6162BC dc \$E4A245 YDAT_END ;************************************</pre>	dc	\$A1FD90
dc \$622EAF dc \$6162BC dc \$E4A245 YDAT_END ;************************************		
dc \$6162BC dc \$E4A245 YDAT_END ;************************************		
YDAT_END;************************************	dc	\$6162BC
; * * * * * * * * * * * * * * * * * * *		\$E4A245
;		* * * * * * * * * * * * * * * * * * * *
	i	

```
EQUATES for DSP56321 I/O registers and ports
 :
             Last update: June 11 1995
 ;
  page
                              132,55,0,0,0
                 opt
                                mex
               ident 1,0
 ioequ
  ;------
                  EQUATES for I/O Port Programming
  ;-----
                  Register Addresses
M_HDR EQU $FFFFC9 ; Host port GPIO data Register
M_HDDR EQU $FFFFC8 ; Host port GPIO direction Register
M_PCRC EQU $FFFFBF ; Port C Control Register
M_PDRC EQU $FFFFBF ; Port C Direction Register
M_PDRC EQU $FFFFBD ; Port C GPIO Data Register
M_PCRD EQU $FFFFAF ; Port D Control register
M_PRRD EQU $FFFFAF ; Port D Direction Data Register
M_PDRD EQU $FFFFAF ; Port D Direction Data Register
M_PCRE EQU $FFFF9F ; Port C Control register
M_PRRE EQU $FFFF9F ; Port E Control register
M_PDRE EQU $FFFF9F ; Port E Direction Register
M_PDRE EQU $FFFF9F ; Port E Direction Register
M_PDRE EQU $FFFF9F ; Port E Direction Register
M_DDRE EQU $FFFF9C ; OnCE GDB Register
  EQUATES for Host Interface
  ;-----
                  Register Addresses
  ;
M_HCR EQU $FFFFC2 ; Host Control Register
M_HSR EQU $FFFFC3 ; Host Status Register
M_HPCR EQU $FFFFC4 ; Host Polarity Control Register
M_HBAR EQU $FFFFC5 ; Host Base Address Register
M_HRX EQU $FFFFC6 ; Host Receive Register
M_HTX EQU $FFFFC7 ; Host Transmit Register
                HCR bits definition
M_HRIE EQU $0 ; Host Receive interrupts Enable
M_HTIE EQU $1 ; Host Transmit Interrupt Enable
M_HCIE EQU $2 ; Host Command Interrupt Enable
 M_HCIE EQU $2
M_HF2 EQU $3
M_HF3 FOU $4
                                                      ; Host Flag 2
; Host Flag 3
 M HF3 EOU $4
                 HSR bits definition
M_HRDF EQU $0 ; Host Receive Data Full
M_HTDE EQU $1 ; Host Receive Data Empty
M_HIDE EQU $2 , Host Receive Data En
M_HCP EQU $2 ; Host Command Pending
M_HF0 EQU $3 ; Host Flag 0
M_HF1 EQU $4 ; Host Flag 1
; HPCR bits definition
M_HGEN EQU $0 ; Host Port GPIO Enable
M_HASEN EQU $1 ; Host Address 8 Enable
M_HA9EN EQU $2 ; Host Address 9 Enable
M_HCSEN EQU $3 ; Host Chip Select Enable
M_HREN EQU $4 ; Host Request Enable
M_HREN EQU $5 ; Host Acknowledge Enable
M_HEN EQU $6 ; Host Enable
M_HOD EQU $6 ; Host Request Open Drain mode
M_HDSP EQU $9 ; Host Data Strobe Polarity
M_HASP EQU $A ; Host Address Strobe Polarity
M_HMUX EQU $B ; Host Multiplexed bus select
M_HCSP EQU $C ; Host Chip Select Polarity
M_HCSP EQU $D ; Host Request Polarity
M_HRP EQU $F ; Host Acknowledge Polarity
                HPCR bits definition
```

;------EOUATES for Serial Communications Interface (SCI) ; ;------; Register Addresses M_STXH EQU \$FFFF97; SCI Transmit Data Register (high)M_STXM EQU \$FFFF96; SCI Transmit Data Register (middle)M_STXL EQU \$FFFF95; SCI Transmit Data Register (low)M_SRXH EQU \$FFFF98; SCI Receive Data Register (high)M_SRXM EQU \$FFFF99; SCI Receive Data Register (middle)M_SRXL EQU \$FFFF98; SCI Receive Data Register (low)M_STXA EQU \$FFFF98; SCI Receive Data Register (low)M_STXA EQU \$FFFF94; SCI Transmit Address RegisterM_SCR EQU \$FFFF95; SCI Control RegisterM_SSR EQU \$FFFF93; SCI Status RegisterM_SCCR EQU \$FFFF98; SCI Clock Control Register ; SCI Control Register Bit Flags M_WDS EQU \$7 ; Word Select Mask (WDS0-WDS3) M_WDS0 EQU 0 ; Word Select 0 M_WDS1 EQU 1 ; Word Select 1 M_WDS2 EQU 2 ; Word Select 2 M_SSFTD EQU 3 ; SCI Shift Direction M_SBK EQU 4 ; Send Break M_WAKE EQU 5 ; Wakeup Mode Select M_RWU EQU 6 ; Receiver Wakeup Enable M_WOMS EQU 7 ; Wired-OR Mode Select M_SCRE EQU 8 ; SCI Receiver Enable M_SCTE EQU 9 ; SCI Transmitter Enable M_SCTE EQU 10 ; Idle Line Interrupt Enable M_SCRIE EQU 11 ; SCI Receive Interrupt Enable M_SCRIE EQU 12 ; SCI Transmit Interrupt Enable M_SCTIE EQU 12 ; SCI Transmit Interrupt Enable M_SCTIE EQU 13 ; Timer Interrupt Enable M_TMIE EQU 14 ; Timer Interrupt Rate M_SCI E EQU 15 ; SCI Error Interrupt Enable (REIE) SCI Status Register Bit Flags ; M_TRNE EQU 0 ; Transmitter Empty ; Transmit Data Register Empty ; Receive Data Register Full M_TDRE EQU 1 M_TDRE EQU 1 M_RDRF EQU 2 M_IDLE EQU 3 M_OR EQU 4 M_PE EQU 5 M_FE EQU 6 M_R8 EQU 7 ; Receive Data Register Full ; Idle Line Flag ; Overrun Error Flag ; Parity Error ; Framing Error Flag ; Received Bit 8 (R8) Address ; SCI Clock Control Register M_CD EQU \$FFF; Clock Divider Mask (CD0-CD11)M_COD EQU 12; Clock Out DividerM_SCP EQU 13; Clock Prescaler ; Receive Clock Mode Source Bit ; Transmit Clock Source Bit M_RCM EQU 14 M TCM EOU 15 ;-----; EQUATES for Synchronous Serial Interface (SSI) _____ Register Addresses Of SSI0 M_TX00 EQU \$FFFFBC ; SSI0 Transmit Data Register 0 M_TX01 EQU \$FFFFBB ; SSI0 Transmit Data Register 1 M_TX02 EQU \$FFFFBB ; SSI0 Transmit Data Register 2 M_TSR0 EQU \$FFFFB9 ; SSI0 Time Slot Register M_RX0 EQU \$FFFFB8 ; SSI0 Receive Data Register M_SSISRO EQU \$FFFFB7 ; SSIO Status Register M_CRBO EQU \$FFFFB6 ; SSIO Control Register B M_CRAO EQU \$FFFFB5 ; SSIO Control Register A M_CKAU EQU \$FFFFB4 ; SSIO Confront Register A M_TSMAO EQU \$FFFFB4 ; SSIO Transmit Slot Mask Register A M_RSMAO EQU \$FFFFB3 ; SSIO Receive Slot Mask Register A M_RSMB0 EQU \$FFFFB1 ; SSIO Receive Slot Mask Register B Register Addresses Of SSI1 ;

M_TX10EQU \$FFFFAC; SSI1Transmit Data Register 0M_TX11EQU \$FFFFAB; SSI1Transmit Data Register 1M_TX12EQU \$FFFFAA; SSI1Transmit Data Register 2M_TSR1EQU \$FFFFA9; SSI1Time Slot RegisterM_RX1EQU \$FFFFA8; SSI1RegisterM_RX1EQU \$FFFFA8; SSI1Register M_SSISR1 EQU \$FFFFA7 ; SSI1 Status Register M_SSISKI EQU \$FFFFA7 , SSII Status Register M_CRBI EQU \$FFFFA6 ; SSII Control Register B M_CRA1 EQU \$FFFFA5 ; SSII Control Register A M_TSMB1 EQU \$FFFFA4 ; SSII Transmit Slot Mask Register A M_RSMA1 EQU \$FFFFA2 ; SSII Receive Slot Mask Register B M_RSMB1 EQU \$FFFFA1 ; SSII Receive Slot Mask Register B SSI Control Register A Bit Flags M_PM EQU \$FF ; Prescale Modulus Select Mask (PM0-PM7) M_PM Equ yil M_PSR EQU 11 M_DC EQU \$1F000 M_ALC EQU 18 M_WL EQU \$380000 : cocl FOH 22 ; Frame Rate Divider Control Mach ; Alignment Control (ALC) ; Word Length Control Mask (WL0-WL7) ; Select SC1 as TR #0 drive enable (SSC1) ; Prescaler Range ; Frame Rate Divider Control Mask (DC0-DC7) ; Serial Output Flag Mask ; Serial Output Flag 0 ; Serial Output Flag 1 ; Serial Control Direction Mask M_OF EQU \$3 M_OFO EQU 0 M_OF1 EQU 1 M_SCD EQU \$1C M_SCD0 EQU 2 M_SCD1 EQU 3 ; Serial Control 0 Direction ; Serial Control 1 Direction ; Serial Control 2 Direction M_SCD2 EQU 4 M_SCD2 EQU 4; Serial Control 2 DirectionM_SCKD EQU 5; Clock Source DirectionM_SHFD EQU 6; Shift DirectionM_FSL EQU \$180; Frame Sync Length Mask (FSL0-FSL1)M_FSL EQU 7; Frame Sync Length 0M_FSL1 EQU 8; Frame Sync Length 1M_FSR EQU 9; Frame Sync Relative TimingM_FSP EQU 10; Frame Sync PolarityM_SYN EQU 12; Sync/Async ControlM_MDD EQU 13; SSL Mode Select .._ons ago if (Clock Polarity M_SYN EQU 12 ; Sync/Async Control M_MOD EQU 13 ; SSI Mode Select M_SSTE EQU \$1C000 ; SSI Transmit enable Mask M_SSTE2 EQU 14 ; SSI Transmit #2 Enable M_SSTE1 EQU 15 ; SSI Transmit #1 Enable M_SSTE0 EQU 16 ; SSI Transmit #1 Enable M_SSRE EQU 17 ; SSI Receive Enable M_SSRIE EQU 18 ; SSI Transmit Interrupt Enable M_SSRIE EQU 19 ; SSI Receive Interrupt Enable M_STLIE EQU 20 ; SSI Transmit Last Slot Interrupt Enable M_STLIE EQU 21 ; SSI Transmit Error Interrupt Enable ; SSI Transmit Error Interrupt Enable ; SI Receive Error Interrupt Enable M SREIE EÕU 23 SSI Status Register Bit Flags ; M IF EOU \$3 ; Serial Input Flag Mask M_IF0 EQU 0 M_IF1 EQU 1 ; Serial Input Flag 0 ; Serial Input Flag 1 ; Transmit Frame Sync Flag ; Receive Frame Sync Flag M_TFS EQU 2 M_RFS EQU 3 M TUE EOU 4 ; Transmitter Underrun Error FLag M_ROE EQU 5 ; Receiver Overrun Error Flag M_TDE EQU 6 ; Transmit Data Register Empty M RDF EOU 7 ; Receive Data Register Full SSI Transmit Slot Mask Register A M_SSTSA EQU \$FFFF ; SSI Transmit Slot Bits Mask A (TS0-TS15) ; SSI Transmit Slot Mask Register B M SSTSB EOU \$FFFF ; SSI Transmit Slot Bits Mask B (TS16-TS31) ; SSI Receive Slot Mask Register A M_SSRSA EQU \$FFFF ; SSI Receive Slot Bits Mask A (RS0-RS15) ; SSI Receive Slot Mask Register B M SSRSB EOU SFFFF ; SSI Receive Slot Bits Mask B (RS16-RS31)

;-----EQUATES for Exception Processing ; Register Addresses ; M_IPRC EQU \$FFFFFFF ; Interrupt Priority Register Core M_IPRP EQU \$FFFFFE ; Interrupt Priority Register Peripheral ; Interrupt Priority Register Core (IPRC)
M_IAL EQU \$7
M_IAL EQU 1
M_IAL EQU 1
M_IAL EQU 1
M_IAL EQU 1
M_IAL EQU 2
M_IEL EQU \$38
M_IEL0 EQU 3
M_IEL1 EQU 4
M_IEL2 EQU 5
M_ICL EQU 6
M_ICL EQU 6
M_ICL EQU 6
M_ICL EQU 7
M_ICL EQU 8
M_IDL EQU 4
M_IDL EQU 5
M_IDL EQU 5
M_ICL EQU 5
M_ICL EQU 5
M_ICL EQU 7
M_ICL EQU 7
M_ICL EQU 7
M_ICL EQU 8
M_IDL EQU 4
M_IDL EQU 5
M_IDL EQU 5
M_IDL EQU 5
M_IDL EQU 10
M_IDL EQU 12
M_IDL EQU 12
M_IDL EQU 4
M_IDL EQU Interrupt Priority Register Core (IPRC) Interrupt Priority Register Peripheral (IPRP) ; M_HPL EQU \$3; Host Interrupt Priority Level MaskM_HPL0 EQU 0; Host Interrupt Priority Level (low)M_HPL1 EQU 1; Host Interrupt Priority Level (high)M_SOL EQU \$C; SSIO Interrupt Priority Level (high)M_SOL1 EQU 3; SSIO Interrupt Priority Level (high)M_SIL EQU \$30; SSII Interrupt Priority Level (low)M_SIL EQU \$2; SSII Interrupt Priority Level (high)M_SIL EQU \$30; SSII Interrupt Priority Level (high)M_SLL EQU \$2; SSII Interrupt Priority Level (low)M_SIL EQU \$2; SSII Interrupt Priority Level (low)M_SIL EQU \$2; SSII Interrupt Priority Level (low)M_SIL EQU \$2; SCI Interrupt Priority Level (low)M_SCL EQU \$2; SCI Interrupt Priority Level (high)M_SCL EQU \$2; SCI Interrupt Priority Level (low)M_SCL EQU \$300; TIMER Interrupt Priority Level (high)M_TOL EQU \$300; TIMER Interrupt Priority Level (low)M_TOL EQU 9; TIMER Interrupt Priority Level (low) ;------EQUATES for TIMER ; ;-----; Register Addresses Of TIMER0 M_TCSR0 EQU \$FFFF8F ; Timer 0 Control/Status Register M_TLR0 EQU \$FFFF8E ; TIMER0 Load Reg

M_TCPR0 EQU \$FFFF8D ; TIMER0 Compare Register M_TCRO EQU \$FFFF8C ; TIMERO Count Register Register Addresses Of TIMER1 ; ; TIMER1 Control/Status Register M TCSR1 EOU \$FFFF8B M_TLR1 EQU \$FFFF8A ; TIMER1 Load Reg M_TCPR1 EQU \$FFFF89 ; TIMER1 Compare Register M_TCR1 EQU \$FFFF88 ; TIMER1 Count Register Register Addresses Of TIMER2 ; M_TCSR2 EQU \$FFFF87 ; TIMER2 Control/Status Register ; TIMER2 Load Reg M_TLR2 EQU \$FFFF86 ; TIMER2 Compare Register ; TIMER2 Count Register M_TCPR2 EQU \$FFFF85 M_TCR2 EQU \$FFFF84 M_TPLR EQU \$FFFF83 M_TPCR EQU \$FFFF82 ; TIMER Prescaler Load Register ; TIMER Prescalar Count Register ; Timer Control/Status Register Bit Flags ; Timer Enable
; Timer Overflow Interrupt Enable
; Timer Compare Interrupt Enable
; Timer Control Mask (TCO-TC3)
; Inverter Bit
; Timer Restart Mode
; Direction Bit
; Data Input M TE EOU O M_TOIE EQU 1 M_TCIE EQU 2 M_TC EQU \$F0 M_INV EQU 8 M_TRM EQU 9 M_DIR EQU 11 M_DI EQU 12 ; Data Output ; Prescaled Clock Enable ; Timer Overflow Flag M_DO EQU 13 M_PCE EQU 15 M_TOF EQU 20 M_TCF EQU 21 ; Timer Compare Flag ; Timer Prescaler Register Bit Flags M_PS EQU \$600000 M_PS0 EQU 21 M_PS1 EQU 22 ; Prescaler Source Mask Timer Control Bits M_TCO EQU 4 ; Timer Control 0 M_TC1 EQU 5 ; Timer Control 1 ; Timer Control 2 ; Timer Control 3 M_TC2 EQU 6 M_TC3 EQU 7 ;-----; EOUATES for Direct Memory Access (DMA) ; ;-----Register Addresses Of DMA M_DSTR EQU FFFFF4 ; DMA Status Register M_DOR0 EQU \$FFFFF3 ; DMA Offset Register 0 M_DOR1 EQU \$FFFFF2 ; DMA Offset Register 1 M_DOR2 EQU \$FFFFF1 ; DMA Offset Register 2 M_DOR3 EQU \$FFFFF0 ; DMA Offset Register 3 Register Addresses Of DMA0 ; M_DSR0 EQU \$FFFFEF ; DMA0 Source Address Register M_DDR0 EQU \$FFFFEE ; DMA0 Destination Address Register M_DCO0 EQU \$FFFFED ; DMA0 Counter M_DCR0 EQU \$FFFFEC ; DMA0 Control Register Register Addresses Of DMA1 M_DSR1 EQU \$FFFFEB ; DMA1 Source Address Register M_DDR1 EQU \$FFFFEA ; DMA1 Destination Address Register M_DCO1 EQU \$FFFFE9 ; DMA1 Counter M_DCR1 EQU \$FFFFE8 ; DMA1 Control Register ; Register Addresses Of DMA2 M_DSR2 EQU \$FFFFE7 ; DMA2 Source Address Register M_DDR2 EQU \$FFFFE6 ; DMA2 Destination Address Register

M_DCO2 EQU \$FFFFE5 ; DMA2 Counter M_DCR2 EQU \$FFFFE4 ; DMA2 Control Register Register Addresses Of DMA4 ; M_DSR3 EQU \$FFFFE3 ; DMA3 Source Address Register M_DDR3 EQU FFFFE2 ; DMA3 Destination Address Register M_DCO3 EQU FFFFE1 ; DMA3 Counter M_DCR3 EQU \$FFFFE0 ; DMA3 Control Register Register Addresses Of DMA4 M_DSR4 EQU \$FFFFDF ; DMA4 Source Address Register M_DDR4 EQU \$FFFFDE ; DMA4 Destination Address Register M_DCO4 EQU \$FFFFDD ; DMA4 Counter M_DCR4 EQU \$FFFFDC ; DMA4 Control Register Register Addresses Of DMA5 M_DSR5 EQU \$FFFFDB ; DMA5 Source Address Register M_DDR5 EQU \$FFFFDA ; DMA5 Destination Address Register M_DCO5 EQU \$FFFFD9 ; DMA5 Counter M_DCR5 EQU \$FFFFD8 ; DMA5 Control Register DMA Control Register M_DSS EQU \$3 ; DMA Source Space Mask (DSS0-Dss1)
M_DSS0 EQU 0 ; DMA Source Memory space 0
M_DSS1 EQU 1 ; DMA Source Memory space 1
M_DDS EQU \$C ; DMA Destination Space Mask (DDS-DDS1)
M_DDS0 EQU 2 ; DMA Destination Memory Space 0
M_DDS1 EQU 3 ; DMA Destination Memory Space 1 M_DAM EQU \$3f0 ; DMA Address Mode Mask (DAM5-DAM0) M_DAMO EQU 4 ; DMA Address Mode 0 M_DAM1 EQU 5 ; DMA Address Mode 1 M_DAM2 EQU 6 ; DMA Address Mode 2 M_DAM3 EQU 7 ; DMA Address Mode 3 EQU 8 ; DMA Address Mode 4 M_DAM4 M_DAM5 EQU 9 ; DMA Address Mode 5 M_D3D EQU 10 ; DMA Three Dimensional Mode M_DRS EQU \$F800; DMA Request Source Mask (DRS0-DRS4) M_DCON EQU 16 ; DMA Continuous Mode M_DPR EQU \$60000; DMA Channel Priority M_DPR0 EQU 17 ; DMA Channel Priority Level (low) M_DPR1 EQU 18 ; DMA Channel Priority Level (high) M_DTM EQU \$380000; DMA Transfer Mode Mask (DTM2-DTM0) M_DTMO EQU 19 ; DMA Transfer Mode 0 M_DTMO EQU 19 ; DMA Transfer Mode 1 M_DTM1 EQU 20 ; DMA Transfer Mode 1 M_DTM2 EQU 21 ; DMA Transfer Mode 2 M_DIE EQU 22 ; DMA Interrupt Enable bit M_DE EQU 23 ; DMA Channel Enable bit M_DE EQŨ 23 DMA Status Register ; M_DTD EQU \$3F ; Channel Transfer Done Status MASK (DTD0-DTD5) M_DTD EQU \$3F ; Channel Transfer Done Status MASK (M_DTD0 EQU 0 ; DMA Channel Transfer Done Status 0 M_DTD1 EQU 1 ; DMA Channel Transfer Done Status 1 M_DTD2 EQU 2 ; DMA Channel Transfer Done Status 2 M_DTD3 EQU 3 ; DMA Channel Transfer Done Status 3 M_DTD4 EQU 4 ; DMA Channel Transfer Done Status 4 M_DTD5 EQU 5 ; DMA Channel Transfer Done Status 5 M_DACT EQU 8 ; DMA Active State M_DCH EQU 8 ; DMA Active Channel Mask (DCH0-DCH2) M_DCH EQU \$E00; DMA Active Channel Mask (DCH0-DCH2) M_DCH0 EQU 9 ; DMA Active Channel 0 M_DCH1 EQU 10 ; DMA Active Channel 1 M_DCH2 EQU 11 ; DMA Active Channel 2 ;------EQUATES for Enhanced Filter Co-Processor (EFCOP) ;-----; EFCOP Data Input Register M_FDIR EQU \$FFFFB0 M_FDOR EQU \$FFFFB1 ; EFCOP Data Output Register ; EFCOP K-Constant Register \$FFFFB2 M FKIR EOU ; EFCOP Filter Counter ; EFCOP Control Status Register M FCNT EOU \$FFFFB3 \$FFFFB4 M FCSR EOU \$FFFFB5 ; EFCOP ALU Control Register ; EFCOP Data Base Address M FACR EOU M FDBA \$FFFFB6 EOU

```
M_FCBA
        EQU
EQU
                   SFFFFB7
                   $FFFFB7 ; EFCOP Coefficient Base Address
$FFFFB8 ; EFCOP Decimation/Channel Register
M_FDCH
;------
         EQUATES for Phase Locked Loop (PLL)
;------
;
        Register Addresses Of PLL
M_DMFR
          EQU
                   SFFFFD0
M_DPSC
          EQU
                   $FFFFD0
M_PCTL
         EQU
                   $FFFFD1
                                   ; PLL Control Register
;
         PLL Control Register
                                   ; Multiplication Factor Intager Bits Mask (MFI0-MFI3)
; Multiplication Factor Bits Mask (MFN0-MFN6)
; Multiplication Factor Bits Mask (MFD0-MFD6)
M MFI
          EOU
                   $F
M MFN
                   $7F0
          EOU
                   $3F800
M MFD
          EOU
                   $3C0000
$22
M PDF
                                   ; PreDivider Factor Bits Mask (PD0-PD3)
          EOU
M CPLM
         EQU
                   2.2
M MFO
                   23
         EOU
                                  ; Division Factor Bits Mask (DF0-DF2)
; PLL Clock Output Disable Bit
M CDF
          EQU
                   $70
                   $70
0
1
M_PCOD
          EQU
                                   ; STOP Processing State Bit
M PSTP
          EQU
                   1
                                   ; XTAL Disable Bit
M XTLD
          EQU
                   2
M_PEN
          EQU
                   3
                                   ; PLL Enable Bit
;-----
         EOUATES for BIU
;
;------
         Register Addresses Of BIU
;
M_BCR EQU $FFFFFB; Bus Control Register
M_DCR EQU $FFFFFA; DRAM Control Register
M_AAR0 EQU $FFFFF9; Address Attribute Register 0
M_AAR1 EQU $FFFFF8; Address Attribute Register 1
M_AAR2 EQU $FFFFF7; Address Attribute Register 2
M_AAR3 EQU $FFFFF6; Address Attribute Register 3
M_IDR EQU $FFFFF5 ; ID Register
        Bus Control Register
;
M_BA0W EQU $1F ; Area 0 Wait Control Mask (BA0W0-BA0W4)
M_BA1W EQU $3E0; Area 1 Wait Control Mask (BA1W0-BA14)
M_BA2W EQU $1000; Area 2 Wait Control Mask (BA2W0-BA2W2)
M_BA3W EQU $E000; Area 3 Wait Control Mask (BA3W0-BA3W3)
M_BDFW EQU $1F0000 ; Default Area Wait Control Mask (BDFW0-BDFW4)
M_BBS EQU 21 ; Bus State
M_BLH EQU 22 ; Bus Lock Hold
M_BRH EQU 23 ; Bus Request Hold
         DRAM Control Register
M_BCW EQU $3 ; In Page Wait States Bits Mask (BCW0-BCW1)
M_BRW EQU $C ; Out Of Page Wait States Bits Mask (BRW0-BRW1)
M_BPS EQU $300 ; DRAM Page Size Bits Mask (BPS0-BPS1)
M_BPLE EQU 11 ; Page Logic Enable
M_BME EQU 12 ; Mastership Enable
M_BRE EQU 13 ; Refresh Enable
M_BSTR EQU 14 ; Software Triggered Refresh
M_BRF EQU $7F8000; Refresh Rate Bits Mask (BRF0-BRF7)
M_BRP EQU 23
               ; Refresh prescaler
         Address Attribute Registers
;
                ; Ext. Access Type and Pin Def. Bits Mask (BAT0-BAT1)
M_BAT EQU $3
M_BAAP EQU 2
M_BPEN EQU 3
                ; Address Attribute Pin Polarity
                ; Program Space Enable
M_BXEN EQU 4
                ; X Data Space Enable
               ; Y Data Space Enable
; Address Muxing
; Packing Enable
M BYEN EOU 5
M_BAM EQŨ 6
M BPAC EOU 7
M_BNC EQU $F00 ; Number of Address Bits to Compare Mask (BNC0-BNC3)
```

M_BAC EQU \$FFF000; Address to Compare Bits Mask (BAC0-BAC11) control and status bits in SR ; M_CP EQU \$c00000; mask for CORE-DMA priority bits in SR ; Carry M_CA EQU 0 ; Overflow ; Zero ; Negative ; Unnormalized ; Extension ; Limit ; Scaling Bit ; Interupt Mask Bit 0 ; Interupt Mask Bit 1 ; Scaling Mode Bit 1 ; Scaling Mode Bit 1 ; Scaling Mode Bit 1 ; Sixteen_Bit Compatibility ; Double Precision Multiply ; D0-Loop Flag ; D0-Forever Flag ; Sixteen-Bit Arithmetic ; Instruction Cache Enable M_V EQU 1 ; Overflow M_Z EQU 2 M_N EQU 3 M_U EQU 4 M_E EQU 5 M_L EQU 6 M_S EQU 7 M_IO EQU 8 M_I1 EQU 9 M_S0 EQU 10 M_S1 EQU 11 M_SC EQU 13 M_DM EQU 14 M_LF EQU 15 M_FV EQU 16 M_SA EQU 17 M_CE EQU 19 M_SM EQU 20 ; Instruction Cache Enable ; Arithmetic Saturation M RM EOU 21 ; Rounding Mode ; bit 0 of priority bits in SR
; bit 1 of priority bits in SR M_CP0 EQU 22 M_CP1 EQU 23 ; control and status bits in OMR M_CDP EQU \$300 ; mask for CORE-DMA priority bits in OMR M_MA equ0 ; Operating Mode A M_MB equl ; Operating Mode B M_MB equl ; Operating Mode B M_MC equ2 ; Operating Mode C M_MD equ3 ; Operating Mode D M_EBD EQU 4 ; External Bus Disable bit in OMR M_SD EQU 6 ; Stop Delay M_MS EQU 7 ; Memory Switch bit in OMR M_CDPO EQU 8 ; bit 0 of priority bits in OMR M_CDP1 EQU 9 ; bit 1 of priority bits in OMR M_BPN FOU 10 ; Burgt Enable M_BEN EQU 10 ; Burst Enable M_TAS EQU 11 ; TA Synchronize Select M_BRT EQU 12 ; Bus Release Timing M_ATE EQU 15 ; Address Tracing Enable bit in OMR. ; Address fracting Enable bit in OWR. ; Stack Extension space select bit in OMR. ; Extensed stack UNderflow flag in OMR. ; Extended stack OVerflow flag in OMR. ; Extended WRaP flag in OMR. M_XYS EQU 16 M_EUN EQU 17 M_EOV EQU 18 M WRP EOU 19 M_SEN EQU 20 ; Stack Extension Enable bit in OMR.

```
EQUATES for DSP56321 interrupts
;
   Last update: June 11 1995
132,55,0,0,0
   page
   opt
       mex
integu ident 1,0
    if
       @DEF(I_VEC)
    ;leave user definition as is.
    else
I_VEC EQU $0
   endif
;-----
; Non-Maskable interrupts
               _____
I_RESET EQU I_VEC+$00 ; Hardware RESET
I_STACK EQU I_VEC+$02 ; Stack Error
```

I_ILL EQU I_VEC+\$04 ; Illegal Instruction I_DBG EQU I_VEC+\$06 ; Debug Request I_TRAP EQU I_VEC+\$08 ; Trap I_NMI EQU I_VEC+\$0A ; Non Maskable Interrupt _____ ; Interrupt Request Pins _____ , ILIRQA EQU I_VEC+\$10 ; IRQA I_IRQB EQU I_VEC+\$12 ; IRQB I_IRQC EQU I_VEC+\$14 ; IRQC I_IRQD EQU I_VEC+\$16 ; IRQD ;----_____ ; DMA Interrupts I_DMA0 EQU I_VEC+\$18 ; DMA Channel 0 I_DMAG EQU I_VEC+\$1A ; DMA Channel 1 I_DMA2 EQU I_VEC+\$1A ; DMA Channel 2 I_DMA2 EQU I_VEC+\$1C ; DMA Channel 2 I_DMA3 EQU I_VEC+\$1E ; DMA Channel 3 I_DMA4 EQU I_VEC+\$20 ; DMA Channel 4 I_DMA5 EQU I_VEC+\$22 ; DMA Channel 5 ; Timer Interrupts _____ I_TIMOC EQU I_VEC+\$24 ; TIMER 0 compare I_TIMOOF EQU I_VEC+\$26; TIMER 0 overflow I_TIM1C EQU I_VEC+\$28 ; TIMER 1 compare I_TIM1OF EQU I_VEC+\$2A; TIMER 1 overflow I_TIM2C EQU I_VEC+\$2C ; TIMER 2 compare I_TIM2OF EQU I_VEC+\$2E ; TIMER 2 overflow ;----_____ ; ESSI Interrupts _____ I_SIORD EQU I_VEC+\$30 ; ESSIO Receive Data I_SIORDE EQU I_VEC+\$32; ESSIO Receive Data w/ exception Status I_SIORLS EQU I_VEC+\$34; ESSIO Receive last slot I_SIOTD EQU I_VEC+\$36 ; ESSIO Transmit data I_SIOTDE EQU I_VEC+\$38; ESSIO Transmit Data w/ exception Status I_SIOTLS EQU I_VEC+\$3A; ESSIO Transmit last slot I_SI1RD EQU I_VEC+\$40 ; ESSI1 Receive Data I_SI1RDE EQU I_VEC+\$42; ESSI1 Receive Data w/ exception Status I_SIIRLS EQU I_VEC+\$44 ; ESSII Receive last slot I_SIITD EQU I_VEC+\$46 ; ESSII Transmit data I_SIITLE EQU I_VEC+\$48; ESSII Transmit Data w/ exception Status I_SIITLS EQU I_VEC+\$4A; ESSII Transmit last slot ;-----; SCI Interrupts _____ I_SCIRD EQU I_VEC+\$50 ; SCI Receive Data I_SCIRDE EQU I_VEC+\$52 ; SCI Receive Data With Exception Status I_SCITD EQU I_VEC+\$52 ; SCI Receive Data I_SCITD EQU I_VEC+\$56 ; SCI Idle Line I_SCITM EQU I_VEC+\$58 ; SCI Idle Line ; HOST Interrupts _____ , I_HRDF EQU I_VEC+\$60 ; Host Receive Data Full I_HTDE EQU I_VEC+\$62 ; Host Transmit Data Empty I_HC EQU I_VEC+\$64 ; Default Host Command _____ _____ ; EFCOP Filter Interrupts _____ I_VEC+\$68 ; EFilter input buffer empty I_VEC+\$6A ; EFilter output buffer full I FDIIE EOU I_FDOIE EQU ; ; INTERRUPT ENDING ADDRESS I_INTEND EQU I_VEC+\$FF ; last address of interrupt vector space

Power Consumption Benchmark

Index

Α

ac electrical characteristics 2-4 address bus 1-1 applications iv

В

benchmark test algorithm A-1 block diagram i bootstrap ROM iii Boundary Scan (JTAG Port) timing diagram 2-30 bus address 1-2 control 1-1 data 1-2 external address 1-4 external data 1-4 multiplexed 1-2 non-multiplexed 1-2

С

clock 1-1, 1-3 external 2-4 operation 2-5 clocks internal 2-4 crystal oscillator circuits 2-4

D

data bus 1-1 data memory expansion iv Data Strobe (DS) 1-2 dc electrical characteristics 2-3 DE signal 1-17 Debug Event signal (DE signal) 1-17 Debug mode entering 1-17 external indication 1-17 Debug support iii design considerations electrical 4-2, 4-3 PLL 4-4 power consumption 4-3 thermal 4-1 Digital Phase Lock Loop (DPLL) 2-6 documentation list v Double Data Strobe 1-2 DSP56300 Family Manual v DSP56321 block diagram i

Technical Data v User's Manual v

Ε

EFCOP interrupts A-12 electrical design considerations 4-2, 4-3 Enhanced Synchronous Serial Interface (ESSI) iii, 1-1, 1-2, 1-12, 1-13 receiver timing 2-26 transmitter timing 2-25 external address bus 1-4 external bus control 1-4, 1-5, 1-6 external clock operation 2-4 external data bus 1-4 external interrupt timing (negative edge-triggered) 2-9 external level-sensitive fast interrupt timing 2-9 external memory access (DMA Source) timing 2-10 External Memory Expansion Port 2-11 external memory expansion port 1-4

F

FC-PBGA ball grid drawing (bottom) 3-3 ball grid drawing (top) 3-2 mechanical drawing 3-11 functional groups 1-2 functional signal groups 1-1

G

General-Purpose Input/Output (GPIO) iii, 1-2 ground 1-1, 1-3

Η

Host Interface (HI08) iii, 1-1, 1-2, 1-8, 1-9, 1-10, 1-11 Host Port Control Register (HPCR) 1-9, 1-11 host port configuration 1-8 usage considerations 1-8 Host Port Control Register (HPCR) 1-9, 1-11 Host Request Double 1-2 Single 1-2 Host Request (HR) 1-2

I

information sources v instruction cache iii internal clocks 2-4 interrupt and mode control 1-1, 1-7 interrupt control 1-7 interrupt timing 2-6 external level-sensitive fast 2-9 external negative edge-triggered 2-9 interrupts EFCOP A-12

J

Joint Test Action Group (JTAG) interface 1-17 JTAG iii JTAG Port reset timing diagram 2-30 timing 2-30 JTAG/OnCE Interface signals Debug Event signal (DE signal) 1-17 JTAG/OnCE port 1-1, 1-2

Κ

keeper circuit design considerations 4-3

Μ

MAP-BGA mechanical drawing 3-12 maximum ratings 2-1, 2-2 memory expansion port iii mode control 1-7 Mode select timing 2-6 multiplexed bus 1-2 multiplexed bus 1-2 multiplexed bus timings read 2-19 write 2-20

Ν

non-multiplexed bus 1-2 non-multiplexed bus timings read 2-17 write 2-18

0

off-chip memory iii OnCE module iii Debug request 2-31 On-Chip Emulation (OnCE) module interface 1-17 On-Chip Emulation module iii on-chip memory iii operating mode select timing 2-10 ordering information Back Cover

Ρ

package FC-PBGA description 3-2, 3-3, 3-11 MAP-BGA description 3-12 Phase-Lock Loop (PLL) 1-1 design considerations 4-4 performance issues 4-4 PLL 1-3 Port A 1-1, 1-4, 2-11 Port B 1-1, 1-2, 1-10 Port C 1-1, 1-2, 1-12 Port D 1-1, 1-2, 1-13 Port E 1-1 power 1-1, 1-2, 1-3 power consumption design considerations 4-3 power consumption benchmark test A-1 power management iv program memory expansion iv program RAM iii

R

recovery from Stop state using IRQA 2-10 reset clock signals 1-3 interrupt signals 1-7 JTAG signals 1-17 mode control 1-7 OnCE signals 1-17 Reset timing 2-6, 2-8 ROM, bootstrap iii

S

Serial Communication Interface (SCI) iii, 1-1, 1-2, 1-15 Asynchronous mode timing 2-22 Synchronous mode timing 2-22 signal groupings 1-1 signals 1-1 functional grouping 1-2 Single Data Strobe 1-2 SRAM read access 2-12 support iv write access 2-13 Stop mode iv Stop state recovery from 2-10 Stop timing 2-6 supply voltage 2-2 Switch mode iii

Т

target applications iv Test Access Port (TAP) iii timing diagram 2-30 Test Clock (TCLK) input timing diagram 2-29 thermal design considerations 4-1 Timer event input restrictions 2-27 Timers 1-1, 1-2, 1-16 interrupt generation 2-27 timing interrupt 2-6 mode select 2-6 Reset 2-6 Stop 2-6

W

Wait mode iv World Wide Web v

Х

X-data RAM iii

Υ

Y-data RAM iii

Index

Ordering Information

Consult a Motorola Semiconductor sales office or authorized distributor to determine product availability and place an order.

Part	Supply Voltage	Package Type	Pin Count	Core Frequency (MHz)	Order Number
DSP56321 1.6 V core 3.3 V I/O	Flip-Chip Plastic Ball Grid Array (FC-PBGA)	196	200	DSP56321FC200	
		196	220	DSP56321FC220	
		196	240	DSP56321FC240	
		olded Array Plastic Ball Grid Array (MAP-BGA)	196	200	DSP56321VF200
			196	220	DSP56321VF220
			196	240	DSP56321VF240

HOW TO REACH US:

USA / EUROPE / Locations Not Listed:

Motorola Literature Distribution P.O. Box 5405 Denver, Colorado 80217 1-800-521-6274 or 480-768-2130

JAPAN:

Motorola Japan Ltd. SPS, Technical Information Center 3-20-1, Minami-Azabu Minato-ku Tokyo 106-8573 Japan 81-3-3440-3569

ASIA/PACIFIC:

Motorola Semiconductors H.K. Ltd. Silicon Harbour Centre 2 Dai King Street Tai Po Industrial Estate, Tai Po, N.T., Hong Kong 852-26668334

HOME PAGE:

http://motorola.com/semiconductors/



Information in this document is provided solely to enable system and software implementers to use Motorola products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits or integrated circuits based on the information in this document.

Motorola reserves the right to make changes without further notice to any products herein. Motorola makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does Motorola assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Motorola data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. Motorola does not convey any license under its patent rights nor the rights of others. Motorola products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the Motorola product could create a situation where personal injury or death may occur. Should Buyer purchase or use Motorola products for any such unintended or unauthorized application, Buyer shall indemnify and hold Motorola and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that Motorola was negligent regarding the design or manufacture of the part.

MOTOROLA and the Stylized M Logo are registered in the U.S. Patent and Trademark Office. OnCE and digital dna are trademarks of Motorola, Inc. All other product or service names are the property of their respective owners. Motorola, Inc. is an Equal Opportunity/Affirmative Action Employer. © Motorola, Inc. 2001, 2004

DSP56321/D, REV. 9