National Semiconductor is now part of Texas Instruments.

Search http://www.ti.com/ for the latest technical information and details on our current products and services.



LM5071

Power Over Ethernet PD Controller with Auxiliary Power Interface

General Description

The LM5071 power interface port and pulse width modulation (PWM) controller provides a complete integrated solution for Powered Devices (PD) that connect into Power over Ethernet (PoE) systems. The LM5071 is specifically designed for the PD that must accept power from auxiliary sources such as ac adapters. The auxiliary power interface of the LM5071 activates the PWM controller when the ac adapter is connected to power the PD when PoE network power is unavailable. The LM5071 integrates an 80V, 400mA line connection switch and associated control for a fully IEEE 802.3af compliant interface with a full featured current mode pulse width modulator dc-dc converter. All power sequencing requirements between the controller interface and switch mode power supply (SMPS) are integrated into the IC.

Features


- Compatible with 12V ac adapters
- Fully Compliant 802.3af Power Interface Port
- 80V, 1Ω, 400 mA Internal MOSFET

- Detection Resistor Disconnect Function
- Programmable Classification Current
- Programmable Under-voltage Lockout with Programmable Hysteresis
- Thermal Shutdown Protection
- Auxiliary Power Enable Pin
- Current Mode Pulse Width Modulator
- Supports both Isolated and Non-Isolated Applications
- Error Amplifier and Reference for Non-Isolated Applications
- Programmable Oscillator Frequency
- Programmable Soft-start
- 80% Maximum Duty Cycle Limiter, Slope Compensation (-80 device)
- 50% Maximum Duty Cycle Limiter, No Slope Compensation (-50 device)

Packages

■ TSSOP-16

Block Diagram



Block Diagram (Continued)





FIGURE 1. Simplified Block Diagram

Connection Diagram



Ordering Information

| | | NSC Package Type / | |
|--------------|----------------------|--------------------|-----------------------------|
| Order Number | Description | Drawing | Supplied As |
| LM5071MT-50 | 50% Duty Cycle Limit | TSSOP-16/MTC-16 | 92 units per rail |
| LM5071MTX-50 | 50% Duty Cycle Limit | TSSOP-16/MTC-16 | 2500 units on tape and reel |
| LM5071MT-80 | 80% Duty Cycle Limit | TSSOP-16/MTC-16 | 92 units per rail |
| LM5071MTX-80 | 80% Duty Cycle Limit | TSSOP-16/MTC-16 | 2500 units on tape and reel |

Pin Descriptions

| Pin | Name | Description | Application Information |
|-----|-----------------|---|--|
| 1 | VIN | System high potential input. | The diode "OR" of several lines entering the PD, it is the more |
| | | | positive input potential. |
| 2 | RSIG | Signature resistor pin. | Connect a resistor from V _{IN} to this pin for signature detection. The |
| | | | resistor is in parallel with the UVLO resistors and should be valued |
| | | | accordingly. |
| 3 | RCLASS | Classification resistor pin. | Connect the classification programming resistor from this pin to V _{EE} . |
| 4 | AUX | Auxiliary input power startup pin. | A resistor divider between the AUX voltage input to VEE programs |
| | | | the startup levels with a 2.5V threshold. A high value (>300kΩ) |
| | | | internal pull down resistor is present to pull the pin low if it is left |
| | | | open. In practice, the divider voltage should be set well above 2.5V |
| | | | by the programming resistors. |
| 5 | UVLO | Line under-voltage lockout. | An external resistor divider from V _{IN} to UVLORTN programs the |
| | | | shutdown levels with a 2.00V threshold at the UVLO pin. Hysteresis |
| | | | is set by a switched internal 10uA current source that forces |
| | | | additional current into the resistor divider. |
| 6 | UVLORTN | Return for the external UVLO resistors. | Connect the bottom resistor of the resistor divider between the |
| | | | UVLO pin and this pin. |
| 7 | VEE | System low potential input. | Diode "OR'd" to the RJ45 connector and PSE's -48V supply, it is |
| | | | the more negative input potential. |
| 8 | RTN | System return for the PWM converter. | The drain of the internal current limiting power MOSFET which |
| | | | connects V _{EE} to the return path of the dc-dc converter. |
| 9 | OUT | Output of the PWM controller. | DC-DC converter gate driver output with 800mA peak sink current |
| | | | capability. |
| 10 | V _{cc} | Output of the internal high voltage | When the auxiliary transformer winding (if used) raises the voltage |
| | | series pass regulator. Regulated output | on this pin above the regulation set point, the internal series pass |
| | | voltage is nominally 7.8V. | regulator will shutdown, reducing the controller power dissipation. |
| 11 | FB | Feedback signal. | Inverting input of the internal error amplifier. The non-inverting input |
| | | | is internally connected to a 1.25V reference. |
| 12 | COMP | The output of the error amplifier and | COMP pull-up is provided by an internal 5K resistor which may be |
| | | input to the Pulse Width Modulator. | used to bias an opto-coupler transistor. |
| 13 | CS | Current sense input. | Current sense input for current mode control and over-current |
| | | | protection. Current limiting is accomplished using a dedicated |
| | | | current sense comparator. If the CS pin voltage exceeds 0.5V the |
| | | | OUT pin switches low for cycle-by-cycle current limiting. CS is held |
| | | | low for 50ns after OUT switches high to blank leading edge current |
| | | | spikes. |
| 14 | RT / SYNC | Oscillator timing resistor pin and | An external resistor connected from RT to ARTN sets the oscillator |
| | | synchronization input. | frequency. This pin will also accept narrow ac-coupled |
| | | | synchronization pulses from an external clock. |
| 15 | SS | Soft-start input. | An external capacitor and an internal 10uA current source set the |
| | | | soft-start ramp rate. |
| 16 | ARTN | Analog PWM supply return. | RTN for sensitive analog circuitry including the SMPS current limit |
| | | | amplifier. |

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

 V_{IN} ,RTN to V_{EE} -0.3V to 80V RSIG to V_{IN} -12V to 0V AUX to V_{EE} -0.3V to 57V UVLO to $V_{\rm EE}$ -0.3V to 13V RCLASS to $V_{\rm EE}$ -0.3V to 7V ARTN to RTN -0.3V to 0.3V V_{CC}, OUT to ARTN -0.3V to 16V All other inputs to ARTN -0.3V to 7V

ESD Rating
Human Body Model 2000V
Lead Temperature (Note 2)
Wave (4 seconds) 260°C
Infrared (10 seconds) 240°C
Vapor Phase (75 seconds) 219°C

Operating Ratings

 $V_{\rm IN}$ voltage 1.8V to 60V External voltage applied to $V_{\rm CC}$ 8.1V to 15V Operating Junction Temperature -40°C to 125°C

Electrical Characteristics (Note 3)

Specifications in standard type face are for T_J = +25°C and those in **boldface type** apply over the full operating junction temperature range. Unless otherwise specified: V_{IN} = 48V, V_{CC} = 10V, RT = 30.3k Ω .

| Symbol | Parameter | Conditions | Min | Тур | Max | Units |
|---------------------|--|--|------------------|------|------|-------|
| Powered Interfa | ce | | | | | |
| IOS | Offset Current | V _{IN} < 10.0V | V | | 10 | uA |
| VCLSS(ON) | Signature Resistor Disable / | V _{IN} with respect to V _{EE} | 10.0 | 11.5 | 12.5 | V |
| | Classification Current Turn On | | | | | |
| VCLSS(OFF) | Classification Current Turn Off | V _{IN} with respect to V _{EE} | 23.5 | 25.0 | 26.5 | V |
| | Classification Voltage | With respect to V _{EE} | 1.43 | 1.5 | 1.57 | V |
| ICLASS | Supply Current During Classification | V _{IN} =17V | 0.5 | | 1.0 | mA |
| IDC | Supply Current During Normal Operation | OUT floating | | 1 | 1.9 | mA |
| | UVLO Pin Reference Voltage | V _{IN} > 27V | 1.95 | 2.00 | 2.05 | V |
| | UVLO Hysteresis Current | V _{IN} > UVLO | 8.0 | 10 | 11.5 | uA |
| | Softstart Release | RTN falling with respect to V _{EE} | 1.2 | 1.45 | 1.7 | V |
| | Softstart Release Hysteresis | RTN rising with respect to V _{EE} | 0.8 | 1.1 | 1.3 | V |
| RDS(ON) | PowerFET Resistance | I = 350mA, | | 1 | 2.2 | Ω |
| | | V _{IN} = 48V | | | | |
| ILEAK | SMPS Bias Current | $V_{EE} = 0V, V_{IN} = RTN = 57V$ | | | 100 | uA |
| | AUX Pin Threshold | AUX pin rising with respect to V _{EE} | 2.4 | 2.5 | 2.65 | V |
| | AUX Pin Threshold Hysteresis | AUX pin falling with respect to V _{EE} | 0.4 | 0.5 | 0.6 | V |
| ZAUX | AUX Pin Input Impedance | AUX = 0.5V | | 350 | | kΩ |
| I _{INRUSH} | Inrush Current Limit | $V_{EE} = 0V, RTN = 3.0V$ | 70 100 | | 130 | mA |
| ILIM | DC Current Limit | $V_{EE} = 0V, RTN = 3.0V,$ Temp = 0°C to 85°C | 350 | 390 | 420 | mA |
| ILIM | DC Current Limit | V _{EE} = 0V, RTN = 3.0V, Temp = -40°C to 125°C | 325 | 390 | 420 | mA |
| Startup Regulate | or | • | | | | • |
| VinMin | Operational VIN Input Voltage | AUX = 5V, Vcc = Vin (Note 6) | Vin (Note 6) 9.5 | | | V |
| VccReg | V _{CC} Regulation | Open ckt | 7.5 | 7.8 | 8.1 | V |
| | V _{CC} Current Limit | (Note 4) | 15 | 20 | | mA |

Electrical Characteristics (Note 3) (Continued) Specifications in standard type face are for $T_J = +25^{\circ}C$ and those in **boldface type** apply over the full operating junction temperature range. Unless otherwise specified: $V_{IN} = 48V$, $V_{CC} = 10V$, RT = 30.3kΩ.

| V _{CC} UVLO (Rising) | | VccReg | T | | |
|---|---|---|--|----------------|----------------|
| V _{CC} UVLO (Rising) | | Voo Dog | | | |
| | | vccneg | VccReg - | | |
| | | - | 100mV | | |
| 1, 1, 1, 1, 0, (5, 1); | | 300mV | 0.05 | | ., |
| V _{CC} UVLO (Falling) | <u> </u> | 5.9 | 6.25 | 6.6 | V |
| Supply Current (Icc) | Cload = 0 | | 1.5 | 3 | mA |
| Ta | | | | | |
| | | | | | MHz |
| | | | 75 | | dB |
| Input Voltage | FB = COMP | | | | V |
| | | | | 1.288 | |
| COMP Sink Capability | FB=1.5V COMP=1V | 5 | 20 | | mA |
| | | | Г | | 1 |
| ILIM Delay to Output | 1 | | 20 | | ns |
| | onset of OUT transition (90%) | | | | |
| | | 0.44 | 0.5 | 0.56 | V |
| | | | | | |
| | | | 55 | | ns |
| CS Sink Impedance (clocked) | | | 25 | 55 | Ω |
| | | | | | |
| Softstart Current Source | | 7 | 10 | 13 | uA |
|) | | | | | |
| Frequency1 | | 175 | 200 | 225 | KHz |
| (RT = 30.3K) | | | | | |
| Frequency2 | | 505 | 580 | 665 | KHz |
| (RT = 10.5K) | | | | | |
| Sync threshold | | | 3.1 | 3.8 | V |
| r | | • | | | |
| Delay to Output | COMP set to 2V | | 25 | | ns |
| | CS stepped 0 to 0.4V, time to | | | | |
| | onset of OUT transition low | | | | |
| Min Duty Cycle | COMP=0V | | | 0 | % |
| Max Duty Cycle (-80 Device) | | | 80 | | % |
| Max Duty Cycle (-50 Device) | | | 50 | | % |
| COMP to PWM Comparator | | | 0.33 | | |
| Gain | | | | | |
| COMP Open Circuit Voltage | | 4.5 | 5.4 | 6.3 | V |
| COMP Short Circuit Current | COMP= 0V | 0.6 | 1.1 | 1.5 | mA |
| ition | | 1 | 1 | 1 | |
| | Delta increase at PWM | | 105 | | mV |
| | Comparator to CS | | | | |
| | -1 | 1 | 1 | 1 | |
| Output High Saturation | I _{out} = 50mA, | | 0.25 | 0.75 | V |
| 1 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 | 1 | | | | |
| Output Low Saturation | | | 0.25 | 0.75 | V |
| | | + | | | ns |
| | | | | | ns |
| | Gain Bandwidth DC Gain Input Voltage COMP Sink Capability ILIM Delay to Output Cycle by Cycle Current Limit Threshold Voltage Leading Edge Blanking Time CS Sink Impedance (clocked) Softstart Current Source) Frequency1 (RT = 30.3K) Frequency2 (RT = 10.5K) Sync threshold IT Delay to Output Min Duty Cycle Max Duty Cycle (-80 Device) Max Duty Cycle (-50 Device) COMP to PWM Comparator Gain COMP Open Circuit Voltage | Gain Bandwidth DC Gain Input Voltage FB = COMP COMP Sink Capability FB=1.5V COMP=1V ILIM Delay to Output CS step from 0 to 0.6V, time to onset of OUT transition (90%) Cycle by Cycle Current Limit Threshold Voltage Leading Edge Blanking Time CS Sink Impedance (clocked) Softstart Current Source) Frequency1 (RT = 30.3K) Frequency2 (RT = 10.5K) Sync threshold or Delay to Output COMP set to 2V CS stepped 0 to 0.4V, time to onset of OUT transition low Min Duty Cycle Max Duty Cycle (-80 Device) Max Duty Cycle (-50 Device) COMP to PWM Comparator Gain COMP Open Circuit Voltage COMP Open Circuit Current Slope Comp Amplitude (LM5071-80 Device Only) Output High Saturation Rise time Cload = 1nF | Gain Bandwidth DC Gain Input Voltage FB = COMP 1.212 COMP Sink Capability FB=1.5V COMP=1V 5 ILIM Delay to Output CS step from 0 to 0.6V, time to onset of OUT transition (90%) Cycle by Cycle Current Limit Threshold Voltage Leading Edge Blanking Time CS Sink Impedance (clocked) Softstart Current Source 7 Frequency1 (RT = 30.3K) Frequency2 (RT = 10.5K) Sync threshold T Delay to Output COMP set to 2V CS stepped 0 to 0.4V, time to onset of OUT transition low Min Duty Cycle COMP COMP=0V Max Duty Cycle (-80 Device) Max Duty Cycle (-50 Device) COMP Open Circuit Voltage COMP Open Circuit Voltage COMP Short Circuit Current COMP = 0V Atsomorphism of Comparator Comparato | Gain Bandwidth | Gain Bandwidth |

Electrical Characteristics (Note 3) (Continued)

Specifications in standard type face are for $T_J = +25^{\circ}C$ and those in **boldface type** apply over the full operating junction temperature range. Unless otherwise specified: $V_{IN} = 48V$, $V_{CC} = 10V$, $RT = 30.3k\Omega$.

| Symbol | Parameter | Conditions | Min | Тур | Max | Units | |
|--------------------|------------------------|------------|-----|-----|-----|-------|--|
| Thermal Shutdowr | Thermal Shutdown | | | | | | |
| Tsd | Thermal Shutdown Temp. | | | 165 | | °C | |
| Thermal Shutdown | | | | 25 | | °C | |
| Hysteresis | | | | | | | |
| Thermal Resistance | | | | | | | |
| θ_{JA} | Junction to Ambient | MT Package | | 125 | | °C/W | |

Note 1: Absolute Maximum Ratings are limits beyond which damage to the device may occur. Operating Ratings are conditions under which operation of the device is intended to be functional. For guaranteed specifications and test conditions, see the Electrical Characteristics. The absolute maximum rating of V_{IN}, RTN to V_{EE} is derated to (-0.3V to 76V) at -40°C.

Note 2: For detailed information on soldering the plastic TSSOP package, refer to the Packaging Databook available from National Semiconductor.

Note 3: Min and Max limits are 100% production tested at 25 °C. Limits over the operating temperature range are guaranteed through correlation using Statistical Quality Control (SQC) methods. Limits are used to calculate National's Average Outgoing Quality Level (AOQL).


Note 4: Device thermal limitations may limit usable range.

Note 5: Specification applies to the oscillator frequency. The operational frequency of the LM5071-50 devices is divided by two.


Note 6: The Vcc regulator requires an external source whenever the Vin pin is below 13V with respect to RTN. An external load on Vcc increases this startup voltage requirement.

Typical Performance Characteristics


Default Current Limit vs Temperature




UVLO Hysteresis Current vs Temperature




Error Amp Input Voltage vs temperature




Oscillator Frequency vs RT Resistance



Softstart Current vs Temperature




Oscillator Frequency vs Temperature RT = 15.2 $k\Omega$




www.national.com


7

Typical Performance Characteristics (Continued)





UVLO Threshold vs Temperature



Specialized Block Diagrams




FIGURE 2. Top Level Block Diagram




FIGURE 3. PWM Controller Block Diagram

Detailed Operating Description

The LM5071 power interface port and pulse width modulation (PWM) controller provides a complete integrated solution for Powered Devices (PD) that connect into Power over Ethernet (PoE) systems. Major features of the PD interface portion of the IC include detection, classification, thermal limit, programmable undervoltage lockout, and current limit monitoring. The device also includes a high-voltage start-up bias regulator that operates over a wide input range up to 60V. The switch mode power supply (SMPS) control portion of the IC includes power good sensing, V_{CC} regulator undervoltage lockout, cycle-by-cycle current limit, error amplifier, slope compensation, softstart, and oscillator sync capability. This high speed BiCMOS IC has total propagation delays less than 100ns and a 1MHz capable oscillator programmed by a single external resistor. The LM5071 PWM controller provides current-mode control for dc-dc converter topologies requiring a single drive output, such as Flyback and Forward topologies. The LM5071 PWM enables all of the advantages of current-mode control including line feed-forward, cycle-bycycle current limit and simplified loop compensation. The oscillator ramp is internally buffered and added to the PWM comparator input ramp to provide slope compensation necessary for current mode control at duty cycles greater than 50% (-80 suffix only).

Modes of Operation

The LM5071 PD interface is designed to provide a fully compliant IEEE 802.3af system. As such, the modes of operation take into account the barrel rectifiers often utilized to correctly polarize the dc input from the Ethernet cable. Table 1 shows the LM5071 operating modes and associated input voltage range.

TABLE 1. Operating Modes With Respect to Input Voltage

| Input Voltage | Mode of | | | |
|-------------------------------------|----------------|--|--|--|
| V _{IN} wrt V _{EE} | Operation | | | |
| 1.8V to 10.0V | Detection | | | |
| | (Signature) | | | |
| 12.5V to 25.0V | Classification | | | |
| 25.0V to UVLO | Awaiting Full | | | |
| Rising Vth | Power | | | |
| 60V to UVLO | Normal Powered | | | |
| Falling Vth | Operation | | | |

An external signature resistor is connected to V_{EE} when V_{IN} exceeds 1.8V, initiating detection mode. During detection mode, quiescent current drawn by the LM5071 is less than 10uA. Between 10.0V and 12.5V, the device enters classification mode and the signature resistor is disabled. The nominal range for classification mode is 11.5V to 25.0V. The classification current is turned off once the classification range voltage is exceeded, to reduce power dissipation. Between 25.0V and UVLO release, the device is in a standby state, awaiting the input voltage to reach the operational range to complete the power up sequence. Once the V_{IN} voltage increases above the upper UVLO threshold volt-

age, the internal power MOSFET is enabled to deliver a constant current to charge the input capacitor of the dc-dc converter. When the MOSFET Vds voltage falls below 1.5V, the internal Power Good signal enables the SMPS controller. The LM5071 is specified to operate with an input voltage as high as 60.0V. The SMPS controller and internal MOSFET are disabled when $V_{\rm IN}$ falls to the lower UVLO threshold.

Detection Signature

To detect a potential powered device candidate, the PSE (Power Sourcing Equipment) will apply a voltage from 2.8V to 10V across the input terminals of the PD. The voltage can be of either polarity so a diode barrel network is required on both lines to ensure this capability. The PSE will take two measurements, separated by at least 1V and 2ms of time. The voltage ramp between measurement points will not exceed 0.1V/us. The delta voltage / delta current calculation is then performed; if the detected impedance is above $23.75k\Omega$ and below $26.25k\Omega$, the PSE will consider a PD to be present. If the impedance is less than $15k\Omega$ or greater than $33k\Omega$ a PD will be considered not present and will not receive power. Impedances between these values may or may not indicate the presence of a valid PD. The LM5071 will enable the signature resistor at a controller input voltage of 1.5V to take into account the diode voltage drops. An external signature resistor should be placed between the VIN and RSIG pins. The signature resistor is in parallel with the external UVLO resistor divider, and its value should be calculated accordingly. Targeting 24.5k Ω increases margin in the signature design as the input bridge rectifier diodes contribute to the series resistance measured at the PD input terminals. The PSE will tolerate no more than 1.9V of offset voltage (caused by the external diodes) or more than 10uA of offset current (bias current). The input capacitance must be greater than 0.05uF and less than 0.12uF. To increase efficiency, the signature resistor is disabled by the LM5071 controller once the input voltage is above the detection range (> 11V).

Classification

To classify the PD, the PSE will present a voltage between 14.5V and 20.5V to the PD. The LM5071 enables classification mode at a nominal input voltage of 11.5V. An internal 1.5V linear regulator and an external resistor connected to the RCLASS pin provide classification programming current. Table 2 shows the external classification resistor required for a particular class.

The classification current flows through the IC into the classification resistor. The suggested resistor values take into account the bias current flowing into the IC. A different desired RCLASS can be calculated by dividing 1.5V by the desired classification current.

Per the IEEE 802.3af specification, classification is optional, and the PSE will default to class 0 if a valid classification current is not detected. If PD classification is not desired (i.e., Class 0), simply leave the RCLASS pin open. The classification time period may not last longer than 75ms as per IEEE 802.3af. The LM5071 will remain in classification mode until $V_{\rm IN}$ is greater than 25V.

Classification (Continued)

TABLE 2. Classification Levels and Required External Resistors

| Class | PMIN | PMAX | ICLASS | ICLASS | RCLASS |
|-------|----------|----------|--------|--------|--------|
| | | | (MIN) | (MAX) | |
| 0 | 0.44W | 12.95W | 0mA | 4mA | Open |
| 1 | 0.44W | 3.84W | 9mA | 12mA | 150Ω |
| 2 | 3.84W | 6.49W | 17mA | 20mA | 82.5Ω |
| 3 | 6.49W | 12.95W | 26mA | 30mA | 54.9Ω |
| 4 | Reserved | Reserved | 36mA | 44mA | 38.3Ω |

Undervoltage Lockout (UVLO)

The IEEE 802.3af specification states that the PSE will supply power to the PD within 400ms after completion of detection. The LM5071 contains a programmable line Under Voltage Lock Out (UVLO) circuit. The first resistor should be connected between the $\rm V_{IN}$ to UVLO pins; the bottom resistor in the divider should be connected between the UVLO and UVLORTN pins.

The divider must be designed such that the voltage at the UVLO pin equals 2.0V when $V_{\rm IN}$ reaches the desired minimum operating level. If the UVLO threshold is not met, the interface control and SMPS control will remain in standby.

UVLO hysteresis is accomplished with an internal 10uA current source that is switched on and off into the impedance

of the UVLO set point divider. When the UVLO threshold is exceeded, the current source is activated to instantly raise the voltage at the UVLO pin. When the UVLO pin voltage falls below the 2.00V threshold, the current source is turned off, causing the voltage at the UVLO pin to fall. The LM5071 UVLO thresholds cannot be programmed lower than 25V, the AUX pin should be used to force UVLO release below 25V

There are many additional uses for the UVLO pin. The UVLO function can also be used to implement a remote enable / disable function. Pulling the UVLO pin down below the UVLO threshold disables the interface and SMPS controller unless forced on via AUX pin operation.

AUX Pin Operation

The AUX pin can be used to force operation (UVLO release) of the interface and switching regulator at any input voltage above 9.5V. This is especially useful for auxiliary input (wall transformer) input voltages. The pin has a 2.5V threshold (0.5V hysteresis) and an input impedance of approximately $350 \mathrm{k}\Omega$. The input resistor provides a defined pull down impedance if the pin is left open by the user. An external pull down resistor should be used to provide additional noise immunity. The resultant pin voltage from the external resistor divider should be well above the 2.5V threshold to ensure proper auxiliary operation. See *Figure 4* for an example of a simple yet robust auxiliary configuration.




FIGURE 4. Simplified Schematic Showing Auxiliary Implementation

Power Supply Operation

Once the UVLO threshold has been satisfied, the interface controller of the LM5071 will charge up the SMPS input capacitor through the internal power MOSFET. This load capacitance provides input filtering for the power converter section and must be at least 5uF per the IEEE 802.3af specification. To accomplish the charging in a controlled manner, the power MOSFET is current limited to 100mA.

The SMPS controller will not initiate operation until the load capacitor is completely charged. The power sequencing between the interface circuitry and the SMPS controller occurs automatically within the LM5071. Detection circuitry monitors the RTN pin to detect interface startup completion. When the RTN pin potential drops below 1.5V with respect to $V_{\rm EE}$, the $V_{\rm CC}$ regulator of the SMPS controller is enabled. The soft-start function is enabled once the $V_{\rm CC}$ regulator achieves minimum operating voltage. The inrush current limit only applies to the initial charging phase. The interface power MOSFET current limit will revert to the default protection current limit of 390mA once the SMPS is powered up and the soft-start pin sequence begins.

High Voltage Start-up Regulator

The LM5071 contains an internal high voltage startup regulator that allows the input pin $(V_{\rm IN})$ to be connected directly to line voltages as high as 60V. The regulator output is internally current limited to 15mA. The recommended capaci-

tance range for the $V_{\rm CC}$ regulator output is 0.1uF to 10uF. When the voltage on the $V_{\rm CC}$ pin reaches the regulation point of 7.8V, the controller output is enabled. The controller will remain enabled until $V_{\rm CC}$ falls below 6.25V.

In typical applications, a transformer auxiliary winding is diode connected to the $V_{\rm CC}$ pin. This winding should raise the $V_{\rm CC}$ voltage above 8.1V to shut off the internal startup regulator. Though not required, powering $V_{\rm CC}$ from an auxiliary winding improves conversion efficiency while reducing the power dissipated in the controller. The external $V_{\rm CC}$ capacitor must be selected such that the capacitor maintains the $V_{\rm CC}$ voltage greater than the $V_{\rm CC}$ UVLO falling threshold (6.25V) during the initial start-up. During a fault condition when the converter auxiliary winding is inactive, external current draw on the $V_{\rm CC}$ line should be limited such that the power dissipated in the start-up regulator does not exceed the maximum power dissipation capability of the LM5071 package.

If the $V_{\rm CC}$ auxiliary winding is used with a low voltage auxiliary supply (wall transformer), the VCC pin could back feed through the LM5071 to the VIN pin. A diode from VCC to VIN should be used to clamp the VCC pin and prevent this internal back feed. The winding voltage will remain the same and extra power will be dissipated in the series resistor. Also, note that when using a very low voltage auxiliary supply (<14V), a diode from the AUX supply to the VCC pin should be used to ensure VCC startup.




FIGURE 5. Simplified Schematic Showing Low Voltage Auxiliary Supply

Error Amplifier

An internal high gain error amplifier is provided within the LM5071. The amplifier's non-inverting reference is set to a fixed reference voltage of 1.25V. The inverting input is connected to the FB pin. In non-isolated applications, the power converter output is connected to the FB pin via voltage scaling resistors. Loop compensation components are connected between the COMP and FB pins. For most isolated applications the error amplifier function is implemented on the secondary side of the converter and the internal error amplifier is not used. The internal error amplifier is configured as an open drain output and can be disabled by connecting the FB pin to ARTN. An internal 5K pull-up resistor between a 5V reference and COMP can be used as the pull-up for an optocoupler in isolated applications.

Current Limit / Current Sense

The LM5071 provides a cycle-by-cycle over current protection function. Current limit is accomplished by an internal current sense comparator. If the voltage at the current sense comparator input CS exceeds 0.5V with respect to RTN/ARTN, the output pulse will be immediately terminated. A small RC filter, located near the CS pin of the controller, is recommended to filter noise from the current sense signal. The CS input has an internal MOSFET which discharges the CS pin capacitance at the conclusion of every cycle. The discharge device remains on an additional 50ns after the beginning of the new cycle to attenuate the leading edge spike on the current sense signal.

The LM5071 current sense and PWM comparators are very fast, and may respond to short duration noise pulses. Layout considerations are critical for the current sense filter and sense resistor. The capacitor associated with the CS filter must be located very close to the device and connected directly to the pins of the controller (CS and ARTN). If a current sense transformer is used, both leads of the transformer secondary should be routed to the sense resistor and the current sense filter network. A sense resistor located in the source of the primary power MOSFET may be used for current sensing, but a low inductance resistor is required. When designing with a current sense resistor, all of the noise sensitive low power ground connections should be connected together local to the controller and a single connection should be made to the high current power return (sense resistor ground point).

Oscillator, Shutdown and Sync Capability

A single external resistor connected between the RT and ARTN pins sets the LM5071 oscillator frequency. Internal to the LM5071–50 device (50% duty cycle limited option) is an oscillator divide by two circuit. This divide by two circuit creates an exact 50% duty cycle clock which is used internally to create a precise 50% duty cycle limit function. Because of this divide by two, the internal oscillator actually operates at twice the frequency of the output (OUT). For the LM5071–80 device the oscillator frequency and the operational output frequency are the same. To set a desired output operational frequency (F), the RT resistor can be calculated from:

LM5071-80:

$$RT = \frac{1}{F \times 165 \times 10^{-12}}$$

LM5071-50:

$$RT = \frac{1}{F \times 330 \times 10^{-12}}$$

The LM5071 can also be synchronized to an external clock. The external clock must have a higher frequency than the free running oscillator frequency set by the RT resistor. The clock signal should be capacitively coupled into the RT pin with a 100pF capacitor. A peak voltage level greater than 3.7 volts at the RT pin is required for detection of the sync pulse. The sync pulse width should be set between 15 to 150ns by the external components. The RT resistor is always required, whether the oscillator is free running or externally synchronized. The voltage at the RT pin is internally regulated to a 2 volts. The RT resistor should be located very close to the device and connected directly to the pins of the controller (RT and ARTN).

PWM Comparator / Slope Compensation

The PWM comparator compares the current ramp signal with the loop error voltage derived from the error amplifier output. The error amplifier output voltage at the COMP pin is offset by 1.4V and then further attenuated by a 3:1 resistor divider. The PWM comparator polarity is such that 0 Volts on the COMP pin will result in zero duty cycle at the controller output. For duty cycles greater than 50 percent, current mode control circuits are subject to sub-harmonic oscillation. By adding an additional fixed slope voltage ramp signal (slope compensation) to the current sense signal, this oscillation can be avoided. The LM5071-80 integrates this slope compensation by summing a current ramp generated by the oscillator with the current sense signal. Additional slope compensation may be added by increasing the source impedance of the current sense signal (with an external resistor between the CS pin and current sense resistor). Since the LM5071-50 is not capable of duty cycles greater than 50%, there is no slope compensation feature in this device.

Softstart

The softstart feature allows the power converter to gradually reach the initial steady state operating point, thereby reducing start-up stresses, output overshoot and current surges. At power on, after the $V_{\rm CC}$ undervoltage lockout threshold is satisfied, an internal $10\mu A$ current source charges an external capacitor connected to the SS pin. The capacitor voltage will ramp up slowly and will limit the COMP pin voltage and the duty cycle of the output pulses.

Gate Driver and Maximum Duty Cycle Limit

The LM5071 provides an internal gate driver (OUT), which can source and sink a peak current of 800mA. The LM5071 is available in two duty cycle limit options. The maximum output duty cycle is typically 80% for the LM5071-80 option and precisely equal to 50% for the LM5071-50 option. The maximum duty cycle function for the LM5071-50 is accom-

Gate Driver and Maximum Duty Cycle Limit (Continued)

plished with an internal toggle flip-flop which ensures an accurate duty cycle limit. The internal oscillator frequency of the LM5071-50 is therefore twice the operating frequency of the PWM controller (OUT pin).

The 80% maximum duty cycle limit of the LM5071-80 is determined by the internal oscillator and varies more than the 50% limit of the LM5071-50. For the LM5071-80, the internal oscillator frequency and the operational frequency of the PWM controller are equal.

Thermal Protection

Internal thermal shutdown circuitry is provided to protect the integrated circuit in the event the maximum junction tem-


perature is exceeded. This feature prevents catastrophic failures from accidental device overheating. When activated, typically at 165 degrees Celsius, the controller is forced into a low power standby state, disabling the output driver, bias regulator, main interface pass MOSFET, and classification regulator if enabled. After the temperature is reduced (typical hysteresis = 25°C) the $V_{\rm CC}$ regulator will be enabled and a softstart sequence initiated.

Thermal shutdown is not enabled during auxiliary power operation as the power MOSFET is not running any current and should not experience an over-temperature condition. If the drain of the MOSFET exceeds 2.5V with respect to VEE (internal Power Good de-assertion), PoE UVLO becomes de-asserted (insertion of PoE or other 48V supply), or the auxiliary power is removed, thermal limit will be re-enabled immediately.

J.S. 33.7 RTN K1, +3.3V \$R18 \$14.7k \$ 100k | C28 2200 pF 2KV ીહેં **%**5≷ ₹. Z1 NU B6 NU B9.9 A A ∤ાહુ 00 LF.7 UF NIN VCC 1881G UVLORTN CS 1841C COMP 1841C COMP 1841C COMP 1841C COMP 1841C CMP 1841C C CRH01 D1 S3BB-13 R13 26.1k Ş COM COM %<u>§</u>§ 04 LF 08 LF _R21 §24.3k **LM5071 Application Circuit Diagrams %**₹8 _823 N€28 R19 200k ≪ \$25 \\\ ŀ§ C27 = Z2 **★** 0.1 uF SMAJ58A AUX PWR $\frac{J2}{1}$

FIGURE 6. Single Isolated Output with Diode Rectification and 12V Auxiliary Supply


20168424



TP4 SV RTN C16 220 uF S E E E E COMP **R18 ₹1.24** _ ₹5 ⊣⊩હુ R12 4.99k → Q2 4 / IMT4T108 구 등 1 D1 E ∤ાર્ફે Si4848 R9 100 1000 pF 녱 C2 0.01 uF 8\$₹ ₽§ — 1.0≝ NNN VCC IN SIGN OF IN ⊣lı§ ₹<mark>§</mark>⊠ C26 0.047 uF CoM R13 26.1k Ş LM5071 Application Circuit Diagrams (Continued) %<u>§</u> ₹24.3 \$24.3 ₽ĕ k 10.94 F _‱_ || || R37 = 33.2k R5 590k C27 = Z2 T 0.1 uF SMAJ58A ₽<u>%</u>⊠ 5 티미

FIGURE 8. Non-Isolated Output Buck with Diode Rectification

Physical Dimensions inches (millimeters) unless otherwise noted



Package Number MTC16

National does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and National reserves the right at any time without notice to change said circuitry and specifications.

For the most current product information visit us at www.national.com.

LIFE SUPPORT POLICY

NATIONAL'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT AND GENERAL COUNSEL OF NATIONAL SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

BANNED SUBSTANCE COMPLIANCE

National Semiconductor manufactures products and uses packing materials that meet the provisions of the Customer Products Stewardship Specification (CSP-9-111C2) and the Banned Substances and Materials of Interest Specification (CSP-9-111S2) and contain no "Banned Substances" as defined in CSP-9-111S2.

Leadfree products are RoHS compliant.



National Semiconductor Americas Customer Support Center

Email: new.feedback@nsc.com Tel: 1-800-272-9959

www.national.com

National Semiconductor Europe Customer Support Center Fax: +49 (0) 180-530 85 86

Email: europe.support@nsc.com
Deutsch Tel: +49 (0) 69 9508 6208
English Tel: +44 (0) 870 24 0 2171
Français Tel: +33 (0) 1 41 91 8790

National Semiconductor Asia Pacific Customer Support Center Email: ap.support@nsc.com National Semiconductor Japan Customer Support Center Fax: 81-3-5639-7507 Email: jpn.feedback@nsc.com Tel: 81-3-5639-7560