

DGG, DGV, OR DL PACKAGE

SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004

FEATURES

•	Member of the Texas Instruments Widebus™	
	Family	

- Operates From 1.65 V to 3.6 V
- Max t_{pd} of 5.2 ns at 3.3 V
- ±24-mA Output Drive at 3.3 V
- All Outputs Have Equivalent 26-Ω Series Resistors, So No External Resistors Are Required
- Bus Hold on Data Inputs Eliminates the Need for External Pullup/Pulldown Resistors
- Latch-Up Performance Exceeds 250 mA Per JESD 17
- ESD Protection Exceeds JESD 22
 - 2000-V Human-Body Model (A114-A)
 - 200-V Machine Model (A115-A)

DESCRIPTION/ORDERING INFORMATION

This 12-bit to 24-bit registered bus exchanger is designed for 1.65-V to 3.6-V $V_{\rm CC}$ operation.

The SN74ALVCHR16269A is used in applications in which two ports must be multiplexed onto, or demultiplexed from, a single port. It is particularly suitable as an interface between synchronous DRAMs and high-speed microprocessors.

Data is stored in the internal B-port registers on the low-to-high transition of the clock (CLK) input, when the appropriate clock-enable (CLKENA) inputs are low. Proper control of these inputs allows two sequential 12-bit words to be presented as a 24-bit word on the B port. For data transfer in the B-to-A

DGG, DG	TOP VI	EW))
			1
OEA [$_{1}$	56	OEB2
OEB1	2	55	CLKENA2
2B3 [3	54	2B4
GND [4	53	GND
2B2 [5	52	2B5
2B1 [6	51	2B6
v _{cc} [7	50]V _{CC}
A1 [8	49] 2B7
A2 [48	2B8
A3 [10	47	2B9
GND [11] GND
A4 [12		2B10
A5 [2B11
A6 [2B12
A7 []1B12
A8 []1B11
A9 [17]1B10
GND [18	39] GND
A10 [19	38	1B9
A11 [20	37] 1B8
A12 🛛	21] 1B7
V _{CC} [22	35	
1B1 [23	34]1B6
1B2 [24	33] 1B5
GND [25	32] GND
1B3 [26	31]1B4
NC [27	30	CLKENA1
SEL [28	29]CLK
			•

NC - No internal connection

direction, a single storage register is provided. The select (SEL) line selects 1B or 2B data for the A outputs. The register on the A output permits the fastest possible data transfer, thus extending the period during which the data is valid on the bus. The control terminals are registered so that all transactions are synchronous with CLK. Data flow is controlled by the active-low output enables (OEA, OEB1, and OEB2).

T _A	PACK	AGE ⁽¹⁾	ORDERABLE PART NUMBER	TOP-SIDE MARKING
	SSOP – DL Tape and reel SN74ALVCHR16269AL SN74ALVCHR16269ALR	SN74ALVCHR16269AL		
40%C to 95%C	550P - DL	Tape and reel	SN74ALVCHR16269ALR	ALVCHR16269A
-40°C to 85°C	TSSOP – DGG	Tape and reel	SN74ALVCHR16269AGR	ALVCHR16269A
	TVSOP – DGV	Tape and reel	SN74ALVCHR16269AVR	VR269A

ORDERING INFORMATION

(1) Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

Widebus is a trademark of Texas Instruments.



SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004

DESCRIPTION/ORDERING INFORMATION (CONTINUED)

To ensure the high-impedance state during power up or power down, a clock pulse should be applied as soon as possible, and \overline{OE} should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. Due to \overline{OE} being routed through a register, the active state of the outputs cannot be determined prior to the arrival of the first clock pulse.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pulldown resistors with the bus-hold circuitry is not recommended.

All outputs are designed to sink up to 12 mA and include equivalent 26- Ω resistors to reduce overshoot and undershoot.

FUNCTION TABLES

	INPUTS	OUT	PUTS		
CLK	OEA	OEB	A 1B, 2E		
↑	Н	Н	Z	Z	
↑	н	L	z	Active	
↑	L	Н	Active	Z	
↑ ↑	L	L	Active	Active	

OUTPUT ENABLE

	INPUTS			OUTI	PUTS
CLKENA1	CLKENA2	CLK	Α	1B	2B
L	Н	\uparrow	L	L	2B ₀ ⁽¹⁾
L	н	\uparrow	Н	н	2B ₀ ⁽¹⁾
L	L	\uparrow	L	L	L
L	L	\uparrow	Н	н	н
н	L	\uparrow	L	1B ₀ ⁽¹⁾	L
н	L	\uparrow	Н	1B ₀ ⁽¹⁾	Н
н	н	Х	Х	1B ₀ ⁽¹⁾	2B ₀ ⁽¹⁾

A-TO-B STORAGE ($\overline{OEB} = L$)

(1) Output level before the indicated steady-state input conditions were established


B-TO-A STORAGE (OEA = L)

	INP	UTS		OUTPUT
CLK	SEL	1B	2B	Α
X	Н	Х	Х	A ₀ ⁽¹⁾ A ₀ ⁽¹⁾
x	L	Х	Х	A ₀ ⁽¹⁾
1	Н	L	Х	L
1	Н	Н	Х	н
1	L	Х	L	L
↑	L	Х	Н	н

(1) Output level before the indicated steady-state input conditions were established



SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004



SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004

TEXAS INSTRUMENTS www.ti.com

ABSOLUTE MAXIMUM RATINGS⁽¹⁾

over operating free-air temperature range (unless otherwise noted)

			MIN	MAX	UNIT
V _{CC}	Supply voltage range		-0.5	4.6	V
V	Input voltago rongo	Except I/O ports ⁽²⁾	-0.5	4.6	V
V	Input voltage range	I/O ports ⁽²⁾⁽³⁾	-0.5	V _{CC} + 0.5	v
Vo	Output voltage range ⁽²⁾⁽³⁾			V _{CC} + 0.5	V
Ι _{ικ}	Input clamp current	V ₁ < 0		-50	mA
I _{OK}	Output clamp current	V _O < 0		-50	mA
I _O	Continuous output current			±50	mA
	Continuous current through each V_{CC} or GNI	0		±100	mA
		DGG package		64	
θ_{JA}	Package thermal impedance ⁽⁴⁾	DGV package		48	°C/W
		DL package		56	
T _{stg}	Storage temperature range		-65	150	°C

(1) Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

The input negative-voltage and output voltage ratings may be exceeded if the input and output current ratings are observed.

(3) This value is limited to 4.6 V, maximum.

(2)

(4) The package thermal impedance is calculated in accordance with JESD 51-7.

RECOMMENDED OPERATING CONDITIONS⁽¹⁾

			MIN	MAX	UNIT
V _{CC}	Supply voltage		1.65	3.6	V
		V _{CC} = 1.65 V to 1.95 V	$0.65 imes V_{CC}$		
V _{IH}	High-level input voltage	V_{CC} = 2.3 V to 2.7 V	1.7		V
	$\begin{tabular}{ c c c c c } & V_{CC} = 1.65 \ V \ to \ 1.95 \ V \\ V_{CC} = 2.3 \ V \ to \ 2.7 \ V \\ V_{CC} = 2.7 \ V \ to \ 3.6 \ V \\ V_{CC} = 2.3 \ V \ to \ 2.7 \ V \\ V_{CC} = 2.3 \ V \ to \ 2.7 \ V \\ V_{CC} = 2.3 \ V \ to \ 2.7 \ V \\ V_{CC} = 2.7 \ V \ to \ 3.6 \ V \\ V_{CC} = 2.7 \ V \ to \ 3.6 \ V \\ V_{CC} = 2.7 \ V \ to \ 3.6 \ V \\ V_{CC} = 2.3 \ V \ V_{CC} = 2.3 \ V \\ V_{CC} = 2.7 \ V \\ V_{CC} = 3 \ V \\ V_{CC} = 2.3 \ V$	2			
		V _{CC} = 1.65 V to 1.95 V		$0.35 \times V_{CC}$	
V _{IL}	Low-level input voltage	$V_{CC} = 2.3 \text{ V to } 2.7 \text{ V}$		0.7	V
		$V_{CC} = 2.7 \text{ V to } 3.6 \text{ V}$		0.8	
VI	Input voltage	•	0	V _{CC}	V
Vo	Output voltage		0	V _{CC}	V
		V _{CC} = 1.65 V		-2	
	Llich lovel output ourrent	V _{CC} = 2.3 V		-6	~ ^
I _{ОН}	High-level output current	V _{CC} = 2.7 V		-8	mA
		V _{CC} = 3 V		-12	
		V _{CC} = 1.65 V		2	
.		V _{CC} = 2.3 V		6	A
I _{OL}	Low-level output current	V _{CC} = 2.7 V		8	mA
		V _{CC} = 3 V		12	
Δt/Δv	Input transition rise or fall rate	•		10	ns/V
T _A	Operating free-air temperature		-40	85	°C

 All unused control inputs of the device must be held at V_{CC} or GND to ensure proper device operation. Refer to the TI application report, Implications of Slow or Floating CMOS Inputs, literature number SCBA004.



SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004

ELECTRICAL CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{cc}	MIN TYP ⁽¹⁾	MAX	UNIT
	I _{OH} = -100 μA	1.65 V to 3.6 V	V _{CC} - 0.2		
	I _{OH} = -2 mA	1.65 V	1.2		
	I _{OH} = -4 mA	2.3 V	1.9		
		2.3 V	1.7		V
	I _{OH} = -6 mA	3 V	2.4		
	I _{OH} = -8 mA	2.7 V	2		
	I _{OH} = -12 mA	3 V	2		
	I _{OL} = 100 μA	1.65 V to 3.6 V		0.2	
	I _{OL} = 2 mA	1.65 V		0.45	
V _{OL}	I _{OL} = 4 mA	2.3 V		0.4	V
		2.3 V		0.55	
	I _{OL} = 6 mA	3 V		0.55	
	I _{OL} = 8 mA	2.7 V		0.6	
	I _{OL} = 12 mA	3 V		0.8	
I _I	$V_{I} = V_{CC} \text{ or } GND$	3.6 V		±5	μΑ
	V _I = 0.58 V	4.05.1/	25		
	V _I = 1.07 V	– 1.65 V	-25		
	V ₁ = 0.7 V	0.0.1/	45		
I(hold)	V ₁ = 1.7 V	2.3 V	-45		μA
	V ₁ = 0.8 V	0.14	75		
	V ₁ = 2 V	- 3 V	-75		
	$V_1 = 0$ to 3.6 $V^{(2)}$	3.6 V		±500	
OZ ⁽³⁾	$V_{O} = V_{CC}$ or GND	3.6 V		±10	μA
lcc	$V_{I} = V_{CC}$ or GND, $I_{O} = 0$	3.6 V		40	μA
ΔI _{CC}	One input at V_{CC} - 0.6 V, Other inputs at V_{CC} or GND	3 V to 3.6 V		750	μA
C _i Control inputs	$V_{I} = V_{CC}$ or GND	3.3 V	5		pF
C _{io} A or B ports	$V_0 = V_{CC}$ or GND	3.3 V	8.5		pF

(1)

All typical values are at V_{CC} = 3.3 V, T_A = 25°C. This is the bus-hold maximum dynamic current. It is the minimum overdrive current required to switch the input from one state to (2) another.

(3) For I/O ports, the parameter I_{OZ} includes the input leakage current.





TIMING REQUIREMENTS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

			V _{CC} =	$V_{cc} = 1.8 \text{ V}$ $V_{cc} = 2.5 \text{ V}$ $V_{cc} = 2.7 \text{ V}$ $V_{cc} = 3.3 \text{ V}$ $\pm 0.2 \text{ V}$ $\Psi_{cc} = 2.7 \text{ V}$ $\Psi_{cc} = 3.3 \text{ V}$		3.3 V 3 V	UNIT				
			MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	
f _{clock}	Clock freque	ncy		(1)		95		115		135	MHz
t _w	Pulse duration	on, CLK high or low	(1)		5.2		4.3		3.3		ns
t _{su} Setup time	A data before CLK1	(1)		1.4		1.4		1			
	Setup time	B data before CLK1	(1)		1.6		1.5		1.1		
		SEL before CLK↑	(1)		0.8		1.1		1.3		ns
		CLKENA1 or CLKENA2 before CLK1	(1)		0.8		1		0.8		
		OE before CLK↑	(1)		1.7		1.6		1.2		
		A data after CLK↑	(1)		0.9		0.9		1.2		
		B data after CLK↑	(1)		0.8		0.6		1		
t _h	Hold time	SEL after CLK↑	(1)		1.1		0.8		1.7		ns
		CLKENA1 or CLKENA2 after CLK↑	(1)		1.4		1		1.6		
		OE after CLK↑	(1)		0.9		0.8		1.2		

(1) This information was not available at the time of publication.

SWITCHING CHARACTERISTICS

over recommended operating free-air temperature range (unless otherwise noted) (see Figure 1)

PARAMETER	FROM	TO	V _{CC} = 1	1.8 V	V _{CC} = ± 0.2	2.5 V 2 V	V _{CC} =	2.7 V	V _{CC} = ± 0.3	3.3 V 3 V	UNIT
	(INPUT)	(OUTPUT)	MIN	TYP	MIN	MAX	MIN	MAX	MIN	MAX	
f _{max}			(1)		95		115		135		MHz
	t _{pd} CLK	В		(1)	2.3	7.7		6.9	2.2	5.8	
Lpd		A		(1)	1.9	6.4		5.8	2	5.2	ns
4	CLK	В		(1)	2.5	7.7		6.9	2.3	5.8	
t _{en}	CLK	A		(1)	2.2	6.7		6	2.1	5.3	ns
t _{dis} CLK	В		(1)	3.3	8.1		6.7	2.4	6		
	ULK	A		(1)	2.7	8		6.2	2.1	6	ns

(1) This information was not available at the time of publication.

OPERATING CHARACTERISTICS

 $T_A = 25^{\circ}C$


	PARAMETER		TEST CONDITIONS	V _{CC} = 1.8 V TYP	V _{CC} = 2.5 V TYP	V _{CC} = 3.3 V TYP	UNIT
	Dower dissinction consoltence	Outputs enabled		(1)	142	172	۶F
Cp	C _{pd} Power dissipation capacitance	Outputs disabled	$C_{L} = 0, f = 10 \text{ MHz}$	(1)	115	129	рг

(1) This information was not available at the time of publication.



SCES0500-AUGUST 1995-REVISED SEPTEMBER 2004


PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT


TEST	S1
t _{pd}	Open
t _{PLZ} /t _{PZL}	V _{LOAD}
t _{PHZ} /t _{PZH}	GND

	v _{cc} -	IN	PUT	V	V	6	Р	\mathbf{V}_{Δ}	
		VI	t _r /t _f	V _M	V _{LOAD}	C∟	RL		
1	1.8 V \pm 0.15 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	1 k Ω	0.15 V	
	2.5 V \pm 0.2 V	V _{CC}	≤2 ns	V _{CC} /2	$2 \times V_{CC}$	30 pF	500 Ω	0.15 V	
	2.7 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	
	3.3 V \pm 0.3 V	2.7 V	≤2.5 ns	1.5 V	6 V	50 pF	500 Ω	0.3 V	



NOTES: A. C_L includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.
- C. All input pulses are supplied by generators having the following characteristics: PRR \leq 10 MHz, Z_O = 50 Ω .
- D. The outputs are measured one at a time, with one transition per measurement.
- E. $t_{\mathsf{PLZ}} \, \text{and} \, t_{\mathsf{PHZ}} \, \text{are the same as} \, t_{\mathsf{dis}}.$
- F. t_{PZL} and t_{PZH} are the same as t_{en} .
- G. t_{PLH} and t_{PHL} are the same as t_{pd} .
- H. All parameters and waveforms are not applicable to all devices.





17-Mar-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
74ALVCHR16269ALG4	ACTIVE	SSOP	DL	56		TBD	Call TI	Call TI	-40 to 85		Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(⁵⁾ Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



www.ti.com

PACKAGE OPTION ADDENDUM

17-Mar-2017

DL (R-PDSO-G56)

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
 - This drawing is subject to change without notice. В.
 - Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15). C.
 - D. Falls within JEDEC MO-118

PowerPAD is a trademark of Texas Instruments.

