## SN54ALS190, SN54ALS191, SN74ALS190, SN74ALS191 SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986


- Single Down/Up Count Control Line
- Look-Ahead Circuitry Enhances Speed of Cascaded Counters
- Fully Synchronous in Count Modes
- Asynchronously Presettable With Load Control
- Package Options Include Plastic Small Outline Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

#### description


The 'ALS190 and 'ALS191 are synchronous, reversible up/down counters. The 'ALSL90 is a 4-bit decade counter and the 'ALS191 is a 4-bit binary counter. Synchronous counting operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the steering logic. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple clock) counters.

The outputs of the four flip-flops are triggered on a low-to-high-level transition of the clock input if the enable input  $\overline{\text{CTEN}}$  is low. A high at  $\overline{\text{CTEN}}$  inhibits counting. The direction of the count is determined by the level of the down/up  $D/\overline{U}$  input. When  $D/\overline{U}$  is low, the counter counts up and when  $D/\overline{U}$  is high, it counts down.

SN54ALS190, SN54ALS191 . . . J PACKAGE SN74ALS190, SN74ALS191 . . . D OR N PACKAGE (TOP VIEW)



SN54ALS190, SN54ALS191 . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

These counters feature a fully independent clock circuit. Changes at the control inputs  $(\overline{CTEN})$  and  $\overline{D/U}$  that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter will be dictated solely by the condition meeting the stable setup and hold times.

These counters are fully programmable; that is, the outputs may each be preset to either level by placing a low on the load input and entering the desired data at the data inputs. The output will change to agree with the data inputs independently of the level of the clock input. This feature allows the counters to be used as modulo-N dividers by simply modifying the count length with the preset inputs.

The CLK,  $D/\overline{U}$ , and LOAD inputs are buffered to lower the drive requirement, which significantly reduces the loading on, or current required by, clock drivers, etc., for long parallel words.

Two outputs have been made available to perform the cascading function: ripple clock and maximum/minimum count. The latter output produces a high-level output pulse with a duration approximately equal to one complete cycle of the clock while the count is zero (all outputs low) counting down or maximum (9 or 15) counting up. The ripple clock output produces a low-level output pulse under those same conditions but only while the clock input is low. The counters can be easily cascaded by feeding the ripple clock output to the enable input of the succeeding counter if parallel clocking is used, or to the clock input if parallel enabling is used. The maximum/minimum count output can be used to accomplish look-ahead for high-speed operation.


The SN54ALS190 and SN54ALS191 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS190 and SN74ALS191 are characterized for operation from 0°C to 70°C.




1

SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986

## 'ALS190 logic symbol<sup>†</sup>




## 'ALS190 logic diagram (positive logic)




 $\dagger$  This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.



# 'ALS191 logic symbol<sup>†</sup>



# 'ALS191 logic diagram (positive logic)



<sup>†</sup> This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.




SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986

## typical load, count, and inhibit sequences

#### 'ALS190

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven






## typical load, count, and inhibit sequences

#### 'ALS191

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven





# SN54ALS190, SN54ALS191, SN74ALS190, SN74ALS191 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub>	7 V
Input voltage	7 V
Operating free-air temperature range: SN54ALS190, SN54ALS191	-55°C to 125°C
SN74ALS190, SN74ALS191	0°C to 70°C
Storage temperature range	−65°C to 150°C

#### recommended operating conditions

				SN54ALS190 SN54ALS191			SN74ALS190 SN74ALS191			UNIT	
				MIN	NOM	MAX	MIN	NOM	MAX		
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage			2			2			V	
V <sub>IL</sub>						0.7			0.8	V	
ІОН	High-level output current					-0.4			-0.4	mA	
loL	Low-level output current					4			8	mA	
	Clock frequency	'ALS190		0		20	0		25	25 MHz	
†clock	Clock frequency	'ALS191		0		20	0		30	1011 12	
	Pulse duration	CLK high or low	'AS190	25			20				
t <sub>W</sub>			'AS191	20			16.5			ns	
		LOAD low		25			20				
t <sub>su</sub> Setup time		Data before LOAD↑		25			20				
	CTEN before CLK↑		45			20			ns		
	Cotap ame	D/U before CLK↑		45			20				
		LOAD inactive before CLK↑		20			20				
t <sub>Su</sub>	Hold time	Data after LOAD↑		5			5				
		CTEN after CLK↑		0			0			ns	
		D/U after CLK↑		0			0				
TA	T <sub>A</sub> Operating free-air temperature			-55		125	0		70	°C	

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS			SN54ALS190 SN54ALS191			SN74AAL190 SN74ALS191		
			MIN	TYP	MAX	MIN	TYP <sup>†</sup>	MAX	
VIK	$V_{CC} = 4.5 \text{ V},$	$I_{I} = -18 \text{ mA}$			-1.5			-1.5	V
VOH	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2			V <sub>CC</sub> -2			V
V <sub>OL</sub>	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 4 \text{ mA}$		0.25	0.5		0.25	0.4	V
VOL.	$V_{CC} = 4.5 \text{ V},$	$I_{OL} = 8 \text{ mA}$					0.35	0.5	
lį	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA
lН	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 2.7 V			20			20	μΑ
CTEN OR CLK	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
All others					-0.1			-0.1	1 '''`
10 <sup>‡</sup>	$V_{CC} = 5.5 \text{ V},$	V <sub>O</sub> = 2.25 V	-30		-112	-30		- 112	mA
ICC	$V_{CC} = 5.5 \text{ V},$	All inputs at 0 V		12	22		12	22	mA

<sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .



<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS210 - D2661, DECEMBER 1982 - REVISED MAY 1986

# switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	CNE4A	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$ $C_L = 50 \text{ pF},$ $R_L = 500 \Omega,$ $T_A = \text{MIN to MAX}$			
				SN54ALS190 SN54ALS191		SN74ALS190 SN74ALS191	
			MIN	MAX	MIN	MAX	
4	'ALS190		20		25		
f <sub>max</sub>	'ALS191		20		30		MHz
<sup>t</sup> PLH	LOAD	A0	7	37	8	30	30 ns
<sup>t</sup> PHL	LOAD	Any Q	8	34	8	30	
<sup>t</sup> PLH	A, B, C, D	Any Q	4	25	4	21	ns
<sup>t</sup> PHL	А, Б, С, D	Ally Q	4	25	5	21	
tPLH	CLK	RCO	5	24	5	20	ns
<sup>t</sup> PHL	OLK	Red	5	25	5	20	115
tPLH	CLK	Any Q	3	26	3	18	no
tPHL	CLN	Ally Q	3	22	3	18	ns
tPLH	CLK	MAX/MIN	8	37	8	31	ns
tPHL	OLIK	WAZZIVIII	8	34	8	31	118
<sup>t</sup> PLH	D/ <del>U</del>	D/U RCO	12	45	15	37	ns
t <sub>PHL</sub>	2,6		10	36	10	28	110
<sup>t</sup> PLH	D/ <del>U</del>	MAX/MIN	8	35	8	25	ns
<sup>t</sup> PHL		THE COMMIT	8	30	8	25	
<sup>t</sup> PLH	CTEN	RCO	4	21	4	18	ns
t <sub>PHL</sub>	0.51	4	23	4	18	110	

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

#### **IMPORTANT NOTICE**

Texas Instruments and its subsidiaries (TI) reserve the right to make changes to their products or to discontinue any product or service without notice, and advise customers to obtain the latest version of relevant information to verify, before placing orders, that information being relied on is current and complete. All products are sold subject to the terms and conditions of sale supplied at the time of order acknowledgement, including those pertaining to warranty, patent infringement, and limitation of liability.

TI warrants performance of its semiconductor products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

CERTAIN APPLICATIONS USING SEMICONDUCTOR PRODUCTS MAY INVOLVE POTENTIAL RISKS OF DEATH, PERSONAL INJURY, OR SEVERE PROPERTY OR ENVIRONMENTAL DAMAGE ("CRITICAL APPLICATIONS"). TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS. INCLUSION OF TI PRODUCTS IN SUCH APPLICATIONS IS UNDERSTOOD TO BE FULLY AT THE CUSTOMER'S RISK.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards must be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance or customer product design. TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used. TI's publication of information regarding any third party's products or services does not constitute TI's approval, warranty or endorsement thereof.

Copyright © 1998, Texas Instruments Incorporated