

CMOS 80 MHz Monolithic 256 \times 24(18) Color Palette RAM-DACs

ADV478/ADV471

FEATURES

Personal System/2* Compatible 80 MHz Pipelined Operation Triple 8-Bit (6-Bit) D/A Converters 256 × 24(18) Color Palette RAM 15 × 24(18) Overlay Registers RS-343A/RS-170 Compatible Outputs Sync on All Three Channels Programmable Pedestal (0 or 7.5 IRE) External Voltage or Current Reference Standard MPV Interface

+5 V QMQS Monotithic Construction

44-Pin PLCC/Padkage

Power Dissipation: 800 p/W

APPLICATION &

High Resolution Color Graphics CAE/CAD/CAM Applications

Image Processing Instrumentation Desktop Publishing

AVAILABLE CLOCK RATES

80 MHz

66 MHz

50 MHz

35 MHz

GENERAL DESCRIPTION

The ADV478 (ADV®) and ADV471 are pin compatible and software compatible RAM-DACs designed specifically for Personal System/2 compatible color graphics.


The ADV478 has a 256×24 color lookup table with triple 8-bit video D/A converters. It may be configured for either 6 bits or 8 bits per color operation. The ADV471 has a 256×18 color lookup table with triple 6-bit video D/A converters.

Options on both parts include a programmable pedestal (0 or 7.5 IRE) and use of an external voltage or current reference.

ADV is a registered trademark of Analog Devices, Inc.

*Personal System/2 is a trademark of International Business Machines Corp.

FUNCTIONAL BLOCK DIAGRAM



Fifteen overlay registers provide for overlaying cursors, grids, menus, EGA emulation, etc. Also supported is a pixel read mask register and sync generation on all three channels.

The ADV478 and ADV471 generate RS-343A compatible video signals into a doubly terminated 75 Ω load, and RS-170 compatible video signals into a singly terminated 75 Ω load, without requiring external buffering. Differential and integral linearity errors are guaranteed to be a maximum of ± 1 LSB for the ADV478 and $\pm 1/4$ LSB for the ADV471 over the full temperature range.

$\label{eq:ADV478ADV471-SPECIFICATIONS} \text{ $(V_{AA}{}^{1} = +5 \text{ V, SETUP} = 8/\overline{6} = V_{AA}, V_{REF} = +1.235 \text{ V. } R_{SET} = 147 \ \Omega. } \\ \text{All specifications T_{MIN} to $T_{MAX}{}^{2}$ unless otherwise noted.) }$

Parameter	All Versions	Units	Test Conditions/Comments
STATIC PERFORMANCE			
Resolution (Each DAC) ³	8 (6)	Bits	
Accuracy (Each DAC) ³			
Integral Nonlinearity	$\pm 1 \ (1/4)$	LSB max	
Differential Nonlinearity	$\pm 1 \ (1/4)$	LSB max	Guaranteed Monotonic
Gray Scale Error	±5	% Gray Scale max	
Coding	Binary		
DIGITAL INPUTS			
Input High Voltage, V _{INH}	2	V min	
Input Low Voltage, V _{INL}	0.8	V _{max}	
Input Current, I _{IN}	±1	μ <u>A</u> max	$V_{IN} = 0.4 \text{ V or } 2.4 \text{ V}$
Input Capacitance, C _{IN}	7	pF max	
DIGITAL OUTPUTS			
Ou tput H igh Voltage, V _{OH}	2.4	V min	$I_{SOURCE} = 400 \mu A$
Output Low Voltage Vol	0.4	V max	$I_{SINK} = 3.2 \text{ mA}$
Output Low Voltage, V _{OL} Floating-State Leakage Current	50	μA max	
Floating-State Output Capacitance	7	pF max	
ANALOG OUTPUTS			
Gray Scale Current Range	(20)	mA max	
Output Current /		1 / ~	
White Level Relative to Plank	17,69	mA min/	Typically 19.05 mA
	20.40/	mA mak /	
White Level Relative to Black	16/74	/mA/mi/n	Typically 17-62 mA
	18.50	/ m/A m/ax /	
Black Level Relative to Blank	0.95	n/A n/in /	Typically 1.44 mA7
$(SETUP = V_{AA})$	1.90	mA max	
Black Level Relative to Blank	0	μA min /	Typically 5 μA
(SETUP = GND)	50	$\mu A \max $	
Blank Level	6.29	mA min	Typically 7.62 m/A
	8.96	mA max	
Sync Level	0	μA min	Typically 5 μA
I CD Ct 3	50	μA max	0/2 1 116 ADMAGO
LSB Size ³	69.1 (279.68)	μA typ	$8/\overline{6}$ = Logical 1 for ADV478
DAC to DAC Matching	5	% max	Typically 2%
Output Compliance, V _{OC}	-1	V min	
Output Impedance D	+1.5	V max	
Output Impedance, R _{OUT}	10	kΩ typ	I 0 m 1
Output Capacitance, C _{OUT}	30	pF max	$I_{OUT} = 0 \text{ mA}$
VOLTAGE REFERENCE			
Voltage Reference Range, V _{REF}	1.14/1.26	V min/V max	
Input Current, I _{VREF}	10	μA typ	Tested in Voltage Reference
			Configuration with $V_{REF} = 1.235 \text{ V}$
POWER SUPPLY			
Supply Voltage, V _{AA}	4.75/5.25	V min/V max	80 MHz and 66 MHz Parts
	4.50/5.50	V min/V max	50 MHz and 35 MHz Parts
Supply Current, I _{AA}	220	mA max	Typically 180 mA
Power Supply Rejection Ratio	0.5	%/% max	$f = 1 \text{ kHz}$, COMP = 0.1 μF
Power Dissipation	1100	mW max	Typically 900 mW, $V_{AA} = 5 \text{ V}$
DYNAMIC PERFORMANCE			
Clock and Data Feedthrough ^{4, 5}	-30	dB typ	
Glitch Impulse ^{4, 5}	75	pV secs typ	
DAC to DAC Crosstalk ⁶	-23	dB typ	

Specifications subject to change without notice.

 $^{^1\!\!\}pm\!5\%$ for 80 MHz and 66 MHz parts; $\pm10\%$ for 50 MHz and 35 MHz parts.

 $^{^2}Temperature Range \ (T_{MIN} \ to \ T_{MAX}); \ 0^{\circ}C \ to \ +70^{\circ}C.$ $^3Numbers \ in parentheses indicate ADV471 parameter value.$

 $^{^4}$ Clock and data feedthrough is a function of the amount of overshoot and undershoot on the digital inputs. For this test, the digital inputs have a 1 k Ω resistor to

ground and are driven by 74HC logic. Glitch impulse includes clock and data feedthrough, -3 dB test bandwidth = $2 \times$ clock rate. 5 TTL input values are 0 to 3 volts, with input rise/fall times ≤ 3 ns, measured between the 10% and 90% points. Timing reference points at 50% for inputs and outputs. Analog output load ≤10 pF, D0-D7 output load ≤50 pF. See timing notes in Figure 2. ⁶DAC to DAC crosstalk is measured by holding one DAC high while the other two are making low to high and high to low transitions.

Parameter	KP80 Version	KP66 Version	KP50 Version	KP35 Version	Units	Conditions/Comments
$\overline{\mathrm{f}_{\mathrm{MAX}}}$	80	66	50	35	MHz	Clock Rate
t_1	10	10	10	10	ns min	RS0-RS2 Setup Time
t_2	10	10	10	10	ns min	RS0-RS2 Hold Time
t_3	5	5	5	5	ns min	RD Asserted to Data Bus Driven
t_4	40	40	40	40	ns max	RD Asserted to Data Valid
t_5	20	20	20	20	ns max	RD Negated to Data Bus 3-Stated
t_6	10	10	10	10	ns min	Write Data Setup Time
t ₇	10	10	10	10	ns min	Write Data Hold Time
t ₈	50	50	50	50	ns min	RD, WR Pulse Width Low
t_9	$6 \times t_{12}$	$6 \times t_{12}$	$6 \times t_{12}$	$6 \times t_{12}$	ns min	RD, WR Pulse Width High
t 10	3	3	3	3	ns min	Pixel and Control Setup Time
/ t _y	3	3	3	3	ns min	Pixel and Control Hold Time
f_{12}	12.\$	15.3	20	28	ns min	Clock Cycle Time
t_{13}	4	5	6	7	ns min	Clock Pulse Width High Time
t_{14}	/4/)5 (\rightarrow \	6	9	ns min	Clock Pulse Width Low Time
$\backslash t_{15}$	3 /_ <	30 \	30	30	ns max	Analog Output Delay
t ₁₆	3	3	3/	$\sqrt{3}$	ns typ	Analog Output Rise/Fall Time
t_{17}^{4}	143	15.9	1 0 /	\28	ns <u>t</u> yp	Analog Output Settling Time
t ₁₈	2	12 \)]	 	2	ns max	Analog Output Skew
t_{PD}	$4 \times t_{12}$	4 $\times t_{12}$	\(\psi \times \psi_{12} \)	$/4 \times t_{12}$	ns mjn	Pipeling Delay
NOTES	1				$T \subset$	
¹ TTL input valu outputs. Analo ² ±5% for 80 MI ³ Temperature F	g output load ≤10 pF, Hz and 66 MHz parts; Range (T _{MIN} to T _{MAX});	37.5 Ω . D0–D7 output 5% for 50 MHz and 0°C to +70°C.	ut load ≤50 pF. See tii l 35 MHz parts.	ming notes in Figure 2		ing reference points at 50% for inputs and
Specifications s	ubject to change witho	ut notice				\smile

TIMING DIAGRAMS





Figure 1. MPU Read/Write Timing



- NOTES

 1. OUTPUT DELAY (t₁₅) MEASURED FROM THE 50% POINT OF THE RISING EDGE OF CLOCK TO THE 50% POINT OF FULL SCALE TRANSITION.

 2. SETTLING TIME (t₁₇) MEASURED FROM THE 50% POINT OF FULL SCALE TRANSITION TO THE OUTPUT REMAINING WITHIN ± 1LSB (ADV478) OR ± 1/4LSB (ADV471).

 3. OUTPUT RISE/FALL TIME (t₁₆) MEASURED BETWEEN THE 10% AND 90% POINTS OF FULL SCALE TRANSITION.

Figure 2. Video Input/Output Timing

RECOMMENDED OPERATING CONDITIONS

Parameter	Symbol	Min	Тур	Max	Units
Power Supply	V _{AA}				
80 MHz, 66 MHz Parts		4.75	5.00	5.25	Volts
50 MHz, 35 MHz Parts		4.5	5.00	5.5	Volts
Ambient Operating Temperature	T_{A}	0		+70	°C
Output Load	R_{L}		37.5		Ω
Voltage Reference Configuration					
Reference Voltage	$ m V_{REF}$	1.14	1.235	1.26	Volts
Current Reference Configuration					
Reference Current	I_{REF}	-3		-10	mA

CAUTION

ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accupillate on the human body and test equipment and can discharge without detection. Although the ADV478/ADV471 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions/are recommended to a void performance degradation or loss of functionality.




ABSOLUTE MAXIMUM RATINGS ^T
V_{AA} to GND
Voltage on Any Digital Pin GND $= 0.5$ V to $V_{AA} + 0.5$ V
Ambient Operating Temperature $(T_A) \dots -55^{\circ}C$ to $+125^{\circ}C$
Storage Temperature (T_S)65°C to +150°C
Lead Temperature (Soldering, 10 secs) +300°C
Junction Temperature (T_J) +150°C
Vapor Phase Soldering (1 minute)220°C
IOR, IOB, IOG to GND^2 $0 V$ to V_{AA}

NOTES

¹Stresses above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those listed in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

²Absolute output the extensivity to expressive the expressive the expressive the expressive the extensive the extensive the extensive the extensive them.

²Analog output short circuit to any power supply or common can be of an indefinite duration.



NOTES
1. NUMBERS IN PARENTHESIS INDICATE PIN NAMES FOR THE ADV471.
2. NC = NO CONNECT

ORDERING GUIDE

Model	Temperature Range	Color Palette RAM	Speed	Package Option*
ADV471KP80	0°C to +70°C	256×18	80 MHz	P-44A
ADV471KP66	0°C to +70°C		66 MHz	P-44A
ADV471KP50	0°C to +70°C		50 MHz	P-44A
ADV471KP35	0°C to +70°C		35 MHz	P-44A
ADV478KP80	0°C to +70°C	256×24	80 MHz	P-44A
ADV478KP66	0°C to +70°C		66 MHz	P-44A
ADV478KP50	0°C to +70°C		50 MHz	P-44A
ADV478KP35	0°C to +70°C		35 MHz	P-44A

^{*}P = Plastic Leaded Chip Carrier (PLCC).

4– REV. B

PIN FUNCTION DESCRIPTION

	Function								
BLANK	Composite blank control input (TTL compatible). A logic zero drives the analog <u>outputs</u> to the blanking level as illustrated in Tables IV and V. It is latched on the rising edge of CLOCK. When BLANK is a logical zero, the pixel and overlay inputs are ignored								
SETUP	-		-	0 IRE (SETUF	P = GND) or 7.5	S IRE (SETUP = V_{AA}) blanking			
SYNC	Composite sy on the analog	Composite sync control input (TTL compatible). A logical zero on this input switches off a 40 IRE current source on the analog outputs (see Figures 3 and 4). $\overline{\text{SYNC}}$ does not override any other control or data input, as shown in Tables IV and V; therefore, it should be asserted only during the blanking interval. It is latched on the rising edge							
CLOCK		pically the pi				P7, OL0–OL3, SYNC, and BLANK ded that CLOCK be driven by a dec			
P0-P7	Pixel select in color palette l	puts (TTL ex RAM is to be		olor information		which one of the 256 entries in the led on the rising edge of CLOCK. P			
OLO-OL3	Overlay select	t inputs (TT) rated in Table	. compatible). The III, When accessi	se inputs speci ng the overlay	palette, the P0-I	is to be used to provide color inform P7 inputs are ignored. They are I d-be connected to GND.			
IOR, IOG, IOB	Red, green, a	nd blue curre		h j gh l mpedanc		s are capable of directly driving a			
I_{REF}		ust control. N			Figures 8 and 4	are maintained, regardless of the			
	When using a	in external vo				cted between this pin and GND			
			the full-scale video	signal. The rel	lationship betwe	en R _{SET} and the full scale output			
	current on ea	ch output is:	$R_{SET}\left(\Omega ight)$:	$= K \times 1,000 \times$	$V_{REF}(V)/I_{OUT}(n$	14)			
	current on ear K is defined in When using a	ch output is: n the table be in external cu	$R_{SET}\left(\Omega ight) =% \left\{ $	$= K \times 1,000 \times \text{rresponding R}_{S}$	V _{REF} (V)/I _{OUT} (n SET values for do				
	current on ea K is defined in	ch output is: n the table be in external cu	$R_{SET}\left(\Omega ight)$ low, along with corrent reference (Fig.	$= K \times 1,000 \times \text{rresponding R}_{S}$	$V_{REF}\left(V ight)/I_{OUT}\left(n ight)$ SET values for do ationship between	$_{1A}$) ubly terminated 75 Ω loads.			
	current on ear K is defined in When using a	ch output is: n the table be in external cu	$R_{SET}\left(\Omega ight)$ low, along with corrent reference (Fig.	= $K \times 1,000 \times$ rresponding Regure 6), the rel	$V_{REF}(V)/I_{OUT}(m)$ SET values for do ationship between $U_{UT}(mA)/K$	$_{1A}$) ubly terminated 75 Ω loads.			
	current on ear K is defined in When using a	ch output is: n the table be in external cu ch output is: Mode	$R_{SET}\left(\Omega ight)$ slow, along with corrent reference (Figure 2)	= $K \times 1,000 \times$ rresponding R _S gure 6), the rel I_{REF} (mA) = I_{O}	V_{REF} (V)/ I_{OUT} (m_{SET} values for do ationship between T_{UT} (mA)/ T_{SET} (Ω)	$_{1A}$) ubly terminated 75 Ω loads.			
	current on ear K is defined in When using a	ch output is: n the table be un external cu ch output is: Mode 6-Bit	$R_{SET}(\Omega) = 1$ low, along with corrent reference (Figure 4) Pedestal 7.5 IRE	= $K \times 1,000 \times$ rresponding Regure 6), the rel I_{REF} (mA) = I_{O} K 3.170	$V_{REF} (V)/I_{OUT} (m)$ $V_{REF} (V)/I_{OUT} (m)$ $V_{REF} (V)/I_{OUT} (m)$ $V_{REF} (M)$ $V_{REF} (M)$ $V_{REF} (M)$	$_{1A}$) ubly terminated 75 Ω loads.			
	current on ear K is defined in When using a	ch output is: n the table be in external cu ch output is: Mode	$R_{SET}\left(\Omega ight)$ slow, along with corrent reference (Figure 2)	= $K \times 1,000 \times$ rresponding R _S gure 6), the rel I_{REF} (mA) = I_{O}	V_{REF} (V)/ I_{OUT} (m_{SET} values for do ationship between T_{UT} (mA)/ T_{SET} (Ω)	pA) ubly terminated 75 Ω loads.			
	current on ear K is defined in When using a	ch output is: n the table be an external cu ch output is: Mode 6-Bit 8-Bit	R _{SET} (Ω) : low, along with corrent reference (Fig. 4) Pedestal 7.5 IRE 7.5 IRE	= $K \times 1,000 \times$ rresponding Rs gure 6), the rel I_{REF} (mA) = I_{O} K 3.170 3.195	V_{REF} (V)/ I_{OUT} (n) V_{REF} values for do ationship betwee V_{UT} (mA)/ K V_{RSET} (Ω) 147 147	pA) ubly terminated 75 Ω loads.			
COMP	Compensation external current	ch output is: n the table be un external curch output is: Mode 6-Bit 8-Bit 6-Bit 8-Bit 6-Bit 8-Bit n pin. If an exert reference i	R _{SET} (Ω) = low, along with corrent reference (Fig. 4) Pedestal 7.5 IRE 7.5 IRE 0 IRE 0 IRE 0 IRE sternal voltage refers used, this pin sho	$K \times 1,000 \times $	V_{REF} (V)/ I_{OUT} (m	pA) ubly terminated 75 Ω loads.			
${ m COMP}$ ${ m V}_{ m REF}$	Compensation external current on ear	ch output is: n the table be an external curch output is: Mode 6-Bit 8-Bit 6-Bit 8-Bit ent reference is this pin to Vence input. If an expacitor. A 0.1	R _{SET} (Ω) = low, along with corrent reference (Fig. 1) Pedestal 7.5 IRE 7.5 IRE 7.5 IRE 0 IRE 0 IRE cternal voltage refers used, this pin shown an external voltage ternal current reference for the second	$K \times 1,000 \times $	V_{REF} (V)/ I_{OUT} (m)/ I_{ET} values for do ationship between I_{UT} (mA)/ I_{ET} (I_{ET}) I_{ET} (I_{ET}) I_{ET} (I_{ET}) I_{ET} (I_{ET}) I_{ET} (I_{ET}), this part of the distribution of the point I_{ET} (I_{ET}), is sed (Figure 5), it Figure 6), this part of I_{ET} (I_{ET}) I_{ET} (I_{ET}) I_{ET} (I_{ET}), it Figure 6), this part of I_{ET} (I_{ET}) I_{ET} (I_{ET}) I_{ET} (I_{ET}) and I_{ET} (I_{ET}) I_{ET} ($I_$	nA) ubly terminated 75 Ω loads. en I _{REF} and the full-scale output in should be connected to OPA. If a 1 μF ceramic capacitor must always			
	Compensation external curre used to bypass Voltage refere (typical) refer the bypass can Figures 5 and Reference am	ch output is: n the table be an external curch output is: Mode 6-Bit 8-Bit 6-Bit 8-Bit 9-Bit 1 pin. If an exent reference is this pin to Vence input. If rence. If an expacitor. A 0.1 6. uplifier output	R _{SET} (Ω) = low, along with co rrent reference (Fig. Pedestal 7.5 IRE 7.5 IRE 0 IRE 0 IRE cternal voltage refe s used, this pin sho AA. an external voltage ternal current refer μF ceramic capaci	$K \times 1,000 \times $	V_{REF} (V)/ I_{OUT} (m	ubly terminated 75 Ω loads. en I _{REF} and the full-scale output in should be connected to OPA. If a 1 μF ceramic capacitor must always the must supply this input with a 1.2 V in should be left floating, except for couple this input to V _{AA} as shown in (a), this pin must be connected to			
$ m V_{REF}$	Compensation external current on each current	ch output is: n the table be an external curch output is: Mode 6-Bit 8-Bit 6-Bit 8-Bit 8-Bit in pin. If an exert reference is this pin to Vence input. If rence. If an expacitor. A 0.1 6. uplifier output n using an eximal series and eximal seri	R _{SET} (Ω) = low, along with co rrent reference (Fig. Pedestal 7.5 IRE 7.5 IRE 0 IRE 0 IRE cternal voltage refe s used, this pin sho AA. an external voltage ternal current reference μF ceramic capaci	$K \times 1,000 \times $	V _{REF} (V)/I _{OUT} (n s _{ET} values for do ationship between UT (mA)/K R _{SET} (Ω) 147 147 147 147 147 147 Sted to I _{REF} . A 0. sed (Figure 5), this picks be used to decompose used to decompose used (Figure 5), this picks be used (Figure 5), this picks be used (Figure 5), this picks be used (Figure 5), this pin should	ubly terminated 75 Ω loads. en I _{REF} and the full-scale output in should be connected to OPA. If a 1 μF ceramic capacitor must always the must supply this input with a 1.2 Vering should be left floating, except for couple this input to V _{AA} as shown in (a), this pin must be connected to			
V_{REF}	Compensation external current on ear	m the table been external curch output is: Mode 6-Bit 8-Bit 6-Bit 8-Bit 6-Bit 8-Bit 10-Bit 1	R _{SET} (Ω) = low, along with corrent reference (Fig. 1) Pedestal 7.5 IRE 7.5 IRE 0 IRE 0 IRE sternal voltage refers used, this pin shown an external voltage ternal current reference capacity. If an external voltage is used. If an external current reference capacity is an external voltage.	$K \times 1,000 \times $	V _{REF} (V)/I _{OUT} (n at long to the long	ubly terminated 75 Ω loads. en I _{REF} and the full-scale output in should be connected to OPA. If a 1 μF ceramic capacitor must always the must supply this input with a 1.2 Very the should be left floating, except for couple this input to V _{AA} as shown in (a), this pin must be connected to			

REV. B -5-

PIN FUNCTION DESCRIPTION (Continued)

Pin Mnemonic	Function
RD	Read control input (TTL compatible). To read data from the device, \overline{RD} must be a logical zero. RS0-RS2 are latched on the falling edge of \overline{RD} during MPU read operations.
RS0, RS1, RS2	Register select inputs (TTL compatible). RS0-RS2 specify the type of read or write operation being performed as illustrated in Tables I and II.
D0-D7	Data bus (TTL compatible). Data is transferred into and out of the device over this 8-bit bidirectional data bus. D0 is the least significant bit.
8/6	8-bit/6-bit select input (TTL compatible). This control input specifies whether the MPU is reading and writing 8-bits (logical one) or 6-bits (logical zero) of color information each cycle. For 8-bit operation, D7 is the most significant data bit during color read/write cycles. For 6-bit operation, D5 is the most significant data bit during color read/write cycles (D6 and D7 are ignored during color write cycles and are logical zero during color read cycles). This control input is implemented only on the ADV478.

TERMINOLOG Blanking Level

The level separating the SYNC portion from the wideo portion of the waveform. Usually referred to as the front porch or back porch. At 0 IRE units, it is the level which will shut off the picture tube, resulting in the blackest possible picture.

Color Video (RGB)

This usually refers to the technique of combining the three primary colors of red, green and blue to produce color pictures within the usual spectrum. In RGB monitors, three DACs would be required, one for each color.

Composite SYNC Signal (SYNC)

The portion of the composite video signal which synchronizes the scanning process.

Composite Video Signal

The video signal with or without setup, plus the composite SYNC signal.

Gray Scale

The discrete levels of video signal between reference black and reference white levels. An 8-bit DAC contains 256 different levels while a 6-bit DAC contains 64.

Raster Scan

The most basic method of sweeping a CRT one line at a time to generate and display images.

Reference/Black Level

The maximum negative polarity amplitude of the video signal.

Reference White Level

The maximum positive polarity amplitude of the video signal.

Set/ups/

The difference between the reference black level and the blanking level.

SYNC Level

The peak level of the composite SYNC signal

Video Signal

That portion of the composite video signal which varies in gray scale levels between reference white and reference black. Also referred to as the picture signal, this is the portion which may be visually observed.

-6- REV. B

CIRCUIT DESCRIPTION

MPU Interface

As illustrated in the functional block diagram, the ADV478 and ADV471 support a standard MPU bus interface, allowing the MPU direct access to the color palette RAM and overlay color registers.

The RS0-RS2 select inputs specify whether the MPU is accessing the address register, color palette RAM, overlay registers or read mask register, as shown in Table I. The 8-bit address register is used to address the color palette RAM and overlay registers, eliminating the requirement for external address multiplexers.

To write color data, the MPU writes to the address register (selecting RAM or overlay write mode) with the address of the color palette RAM location or overlay register to be modified. The MPU performs three successive write cycles (8 or 6 bits each of red, green and blue), using RSO-RS2 to select either the color palette RAM or overlay registers. During the blue write cycle, the three bytes of color information are concatenated into a 24-bit word (18 bit word for the ADV471) and written to the location specified by the address register. The address register then increments to the next location which the MPU may modify by simply writing another sequence of red, green and blue data.

Table I. Control Input Truth Table

RS2	RS1	RS0	Addressed by MPU
0	0	0	Address Register (RAM Write Mode)
0	1	1	Address Register (RAM Read Mode)
0	0	1	Color Palette RAM
0	1	0	Pixel Read Mask Register
1	0	0	Address Register (Overlay Write Mode)
1	1	1	Address Register (Overlay Read Mode)
1	0	1	Overlay Registers
1	1	0	Reserved

To read color data, the MPU loads the address register (selecting RAM or overlay read mode) with the address of the color palette RAM location or overlay register to be read. The MPU performs three successive read cycles (8 or 6 bits each of red, green and blue), using RS0–RS2 to select either the color palette RAM or overlay registers. Following the blue read cycle, the address register increments to the next location which the MPU may read by simply reading another sequence of red, green and blue data.

When accessing the color palette RAM, the address register resets to 00H following a blue read or write cycle to RAM location FFH. When accessing the overlay color registers, the address register increments following a blue read or write cycle. However, while accessing the overlay color registers, the four most significant bits of the address register (ADDR4-7) are ignored.

The MPU interface operates asynchronously to the pixel clock. Data transfers between the color palette RAM/overlay registers and the color registers (R, G and B in the block diagram) are synchronized by internal logic and occur in the period between MPU accesses. As only one pixel clock cycle is required to complete the transfer, the color palette RAM and overlay registers may be accessed at any time with no noticeable disturbance on the display screen.

To keep track of the red, green and plue read/write cycles, the address register has two additional bits (ADDRa, ADDRb) that count module three, as shown in Table II. They are reset to zero when the MPU writes to the address register and are not reset to zero when the MPU reads the address register. The MPU does not have access to these bits. The other eight bits of the address register, incremented following a blue read or write cycle (ADDR0-7), are accessible to the MPU and are used to address color palette RAM locations and overlay registers, as shown in Table II. ADDR0 is the LSB when the MPU is accessing the RAM or overlay registers. The MPU may read the address register at any time without modifying its contents or the existing read/write mode.

Figure 1 illustrates the MPU read/write timing.

Table II. Address Register (ADDR) Operation

	Value	RS2	RS1	RS0	Addressed By MPU
ADDRa,b (Counts Modulo 3)	00				Red Value
	01				Green Value
	10				Blue Value
ADDR0-7 (Counts Binary)	00H-FFH	0	0	1	Color Palette RAM
•	XXXX 0000	1	0	1	Reserved
	XXXX 0001	1	0	1	Overlay Color 1
	XXXX 0010	1	0	1	Overlay Color 2
	•	•	•	•	•
	•	•	•	•	•
	XXXX 1111	1	0	1	Overlay Color 15

REV. B __7_

ADV478 Data Bus Interface

On the ADV478, the $8/\overline{6}$ control input is used to specify whether the MPU is reading and writing 8 bits $(8/\overline{6} = \text{logical one})$ or 6 bits $(8/\overline{6} = \text{logical zero})$ of color information each cycle.

For 8-bit operation, Do is the LSB and D7 is the MSB of color data.

For 6-bit operation (and also when using the ADV471), color data is contained on the lower six bits of the data bus, with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical zero.

ADV471 Data Bus Interface

Color data is contained on the lower six bits of the data bus, with D0 being the LSB and D5 the MSB of color data. When writing color data, D6 and D7 are ignored. During color read cycles, D6 and D7 will be a logical zero.

Frame Buffer Interface

The P0-P7 and OL0-OL3 inputs are used to address the color palette RAM and overlay registers, as shown in Table III.

Table III. Pixel and Overlay Control Truth Table (Pixel Read Mask Register = FFH)

OL0-OL3	P0-P7	Addressed by Frame Buffer
0H	00H	Color Palette RAM Location 00H
0H	01H	Color Palette RAM Location 01H
•	•	•
•	•	•
0H	FFH	Color Palette RAM Location FFH
1H	XXH	Overlay Color 1
2H	XXH	Overlay Color 2
•	•	•
•	•	•
FH	XXH	Overlay Color 15




Figure 3. Composite Video Output Waveform (SETUP = V_{AA})

Table IV. Video Output Truth Table (SETUP= V_{AA})

Description	I _{OUT} (mA) ¹	SYNC	BLANK	DAC Input Data
WHITE LEVEL	26.67	1	1	FFH
DATA	data + 9.05	1	1	data
DATA-SYNC	data + 1.44	0	1	data
BLACK LEVEL	9.05	1	1	00H
BLACK-SYNC	1.44	0	1	00H
BLANK LEVEL	7.62	1	0	xxH
SYNC LEVEL	0	0	0	xxH

NOTES

-8- REV. B

 $^{^{1}}$ Typical with full-scale IOG = 26.67 mA, SETUP = V_{AA} .

External voltage or current reference adjusted for 26.67 mA full-scale output.

The contents of the pixel read mask register, which may be accessed by the MPU at any time, are bit-wise logically ANDed with the P0-P7 inputs. Bit D0 of the pixel read mask register corresponds to pixel input P0. The addressed location provides 24 bits (18 bits for the ADV471) of color information to the three D/A converters.


For additional information on Pixel Mask Register, see application note "Animation Using the Pixel Read Mask Register of the ADV47X Series of Video RAM-DACs" (Publication Number E1316–15–10/89).

The SYNC and BLANK inputs, also latched on the rising edge of CLOCK to maintain synchronization with the color data, add

appropriately weighted currents to the analog outputs, producing the specific output levels required for video applications, as illustrated in Figures 3 and 4. Tables IV and V detail how the $\overline{\text{SYNC}}$ and $\overline{\text{BLANK}}$ inputs modify the output levels.

The SETUP input is used to specify whether a 0 IRE (SETUP = GND) or 7.5 IRE (SETUP = V_{AA}) blanking pedestal is to be used.

The analog outputs of the ADV478 and ADV471 are capable of directly driving a 37.5 Ω load, such as a doubly terminated 75 Ω coaxial cable.



Description	I _{OUT} (mA) ^l	SYNC	BLANK	DAC Input Data
WHITE LEVEL	26.67	1	1	FFH
DATA	data+8.05	1	1	data
DATA-SYNC	data	0	1	data
BLACK LEVEL	8.05	1	1	00H
BLACK-SYNC	0	0	1	00H
BLANK LEVEL	8.05	1	0	xxH
SYNC LEVEL	0	0	0	xxH

NOTE

REV. B __9_

¹Typical with full-scale IOG= 26.67 mA, SETUP = GND.

External voltage or current reference adjusted for 26.67 mA full-scale output.

PC BOARD LAYOUT CONSIDERATIONS

PC Board Considerations

The layout should be optimized for lowest noise on the ADV478/ ADV471 power and ground lines by shielding the digital inputs and providing good decoupling. The lead length between groups of $V_{\rm AA}$ and GND pins should by minimized so as to minimize inductive ringing.

Ground Planes

The ground plane should encompass all ADV478/ADV471 ground pins, current/voltage reference circuitry, power supply bypass circuitry for the ADV478/ADV471, the analog output traces and all the digital signal traces leading up to the ADV478/ADV471.

Power Planes

The ADV478/ADV471 and any associated analog circuitry should have its own power plane, referred to as the analog power plane. This power plane should be connected to the regular PCB power plane (V_{CC}) at a single point through a ferrite bead, as illustrated in Figures 6 and 6. This lead should be located within three inches of the ADV478/ADV471.

The PCB power plane should provide power to all digital logic on the PC board, and the analog power plane should provide power to all ADV478/ADV471 power pins and current/voltage reference circuitry.

Plane-to-plane noise coupling can be reduced by ensuring that portions of the regular PCB power and ground planes do not overlay portions of the analog power plane, unless they can be arranged such that the plane-to-plane noise is common mode.

Supply Decoupling

For optimum performance, bypass capacitors should be installed using the shortest leads possible, consistent with reliable operation, to reduce the lead inductance.

Best performance is obtained with a 0.1 μF ceramic capacitor decoupling each of the two groups of V_{AA} pins to GND. These capacitors should be placed as close as possible to the device.

It is important to note that while the ADV478 and ADV471 contain circuitry to reject power supply noise, this rejection decreases with frequency. If a high frequency switching power supply is used, the designer should pay close attention to reducing power supply noise and consider using a three terminal voltage regulator for supplying power to the analog power plane




Figure 5. Typical Connection Diagram and Component List (External Voltage Reference)

–10– REV. B

Digital Signal Interconnect

The digital inputs to the ADV478/ADV471 should be isolated as much as possible from the analog outputs and other analog circuitry. Also, these input signals should not overlay the analog power plane.

Due to the high clock rates involved, long clock lines to the ADV478/ADV471 should be avoided to reduce noise pickup.

Any active termination resistors for the digital inputs should be connected to the regular PCB power plane ($V_{\rm CC}$), and not the analog power plane.

Analog Signal Interconnect

The ADV478/ADV471 should be located as close as possible to the output connectors to minimize noise pickup and reflections due to impedance mismatch.

The video output signals should overlay the ground plane, and not the analog power plane, to maximize the high frequency power supply rejection.

For maximum performance, the analog outputs should each have a 75 Ω load resistor connected to GND. The connection between the current output and GND should be as close as possible to the ADV478/ADV471 to minimize reflections.

NOTE: Additional information on PC Board layout can be obtained in an application note entitled "Design and Layout of a Video Graphics System for Reduced EMI" from Analog Devices (Publication Note E1309–15–10/89).




Figure 6. Typical Connection Diagram and Component List (External Current Reference)

APPLICATION INFORMATION EXTERNAL VOLTAGE VS. CURRENT REFERENCE

The ADV478/ADV471 is designed to have excellent performance using either an external voltage or current reference. The voltage reference design (Figure 5) has the advantages of temperature compensation, simplicity, lower cost and provides excellent power supply rejection. The current reference design (Figure 6) requires more components to provide adequate power supply rejection and temperature compensation (two transistors, three resistors and additional capacitors).

RS-170 Video Generation

For generation of RS-170 compatible video, it is recommended that the DAC outputs be connected to a singly terminated 75 Ω load. If the ADV478/ADV471 is not driving a large capacitive load, there will be negligible difference in video quality between doubly terminated 75 Ω and singly terminated 75 Ω loads.


If driving a large capacitive load (load RC> 1/(2 π f_C)), it is recommended that an output buffer (such as an AD848 or AD9617 with an unloaded gain>2) be used to drive a doubly terminated 75 Ω load.

REV. B __11_

OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).

44-Terminal Plastic Leaded Chip Carrier P-44A



-12-