

# Four Outputs PCI-Express Clock Generator

#### **Features**

- 25 MHz Crystal or Clock Input
- Four Differential 100 MHz PCI-Express Clocks
- Supports HCSL Compatible Output Levels
- One Single-ended 25 MHz Output
- Spread Spectrum Capability on all 100 MHz PCI-Express Clock Outputs
- SMBus Interface with Read Back Capability
- 32-pin QFN Package
- Operating Voltage 3.3 V
- Commercial and Industrial Operating Temperature Range


## **Functional Description**

CY24292 is a clock generator device intended for PCI-Express applications. The device includes: four 100 MHz differential clocks with HCSL Compatible outputs for PCI-Express, and one single-ended 25 MHz output.

Using a serially programmable SMBus interface, the CY24292 incorporates spread spectrum modulation on all four 100 MHz outputs. The device incorporates a Lexmark Spread Spectrum profile for maximum electromagnetic interference (EMI) reduction. The spread feature or individual outputs can also be disabled using the SMBus interface.

For a complete list of related documentation, click here.

# **Logic Block Diagram**





#### **Contents**


Pin Configuration	3
Pin Definitions	3
Functional Overview	4
SMBus Serial Data Interface	4
Data Protocol	4
Control Registers	6
Application Information	8
Crystal Recommendations	8
Crystal Loading	8
Calculating Load Capacitors	8
Current Source (Iref) Reference Resistor	8
Output Termination	8
PCB Layout Recommendations	9
Decoupling Capacitors	9
PCI-Express Layout Guidelines	9
HCSL Compatible Layout Guidelines	9
Absolute Maximum Ratings	10
Recommended Operation Conditions	10
DC Floatrical Characteristics	11

I nermai Resistance	11
AC Electrical Characteristics	12
Test and Measurement Setup	14
Single-ended Signals	
Differential Signals	14
Ordering Information	15
Ordering Code Definitions	15
Package Diagram	16
Acronyms	
Document Conventions	
Units of Measure	17
Document History Page	18
Sales, Solutions, and Legal Information	20
Worldwide Sales and Design Support	
Products	
PSoC® Solutions	20
Cypress Developer Community	20
Technical Support	



# **Pin Configuration**

Figure 1. 32-pin QFN Pinout CY24292



# **Pin Definitions**

Pin Number	Pin Name	Pin Type	Description
1	PCIE1P	Output	Differential 100 MHz PCI-Express true clock output. High impedance when disabled.
2	PCIE1N	Output	Differential 100 MHz PCI-Express complementary clock output. High impedance when disabled.
3	GND	Power	Ground
4	IREF	Output	Current set for all differential clock drivers. Connect 475 $\Omega$ resistor to ground.
5	PCIE2N	Output	Differential 100 MHz PCI-Express complementary clock output. High impedance when disabled.
6	PCIE2P	Output	Differential 100 MHz PCI-Express true clock output. High impedance when disabled.
7	GND	Power	Ground
8	VDD	Power	3.3 V Power supply
9	PCIE3N	Output	Differential 100 MHz PCI-Express complementary clock output. High impedance when disabled.
10	PCIE3P	Output	Differential 100 MHz PCI-Express true clock output. High impedance when disabled.
11	VDD	Power	3.3 V Power supply
12	PCIE0P	Output	Differential 100 MHz PCI-Express true clock output. High impedance when disabled.
13	PCIE0N	Output	Differential 100 MHz PCI-Express complementary clock output. High impedance when disabled.
14	SCLK	Input	SMBus clock input
15	SDATA	Input	SMBus data input
16	VDD	Power	3.3 V Power supply
17	GND	Power	Ground



#### Pin Definitions (continued)

Pin Number	Pin Name	Pin Type	Description
18	VDD	Power	3.3 V Power supply
19	GND	Power	Ground
20	PD_RESET#	Input	Global reset pin. Powers down PLLs, disables outputs and sets the SMBus tables to their default state when pulled low. Has internal weak pull up.
21	VDD	Power	3.3 V Power supply
22	XIN/EXCLKIN	Input	Crystal or clock input. Connect to 25 MHz fundamental mode crystal or clock.
23	XOUT	Output	Crystal output. Connect to 25 MHz fundamental mode crystal. Float for clock input.
24	VDD	Power	3.3 V Power supply
25	NC	_	No connect. Pin has no internal connection.
26	25M	Output	25 MHz Single-ended LVCMOS output. Pull-down when disabled by PD_RESET#. Driven low when individually disabled (via SMBus byte 0, bit 0).
27	GND	Power	Ground
28	VDD	Power	3.3 V Power supply
29	GND	Power	Ground
30	VDD	Power	3.3 V Power supply
31	GND	Power	Ground
32	VDD	Power	3.3 V Power supply

#### **Functional Overview**

#### **SMBus Serial Data Interface**

A two-signal serial interface is provided to enhance the flexibility and function of the clock synthesizer. Through the serial data interface, various device functions such as clock output buffers can be individually enabled or disabled. The registers associated with the serial data interface initialize to their default setting upon power up, and therefore this interface is optional. Clock device register changes are normally made upon system initialization, if required. This is a RAM-based technology which does not keep its value when power is off or during a power transition.

#### **Data Protocol**

The clock driver serial protocol accepts byte write, byte read, block write, and block read operations from the controller. For block write and read operation, the bytes must be accessed in sequential order from lowest to highest byte (most significant bit first) with the ability to stop after any complete byte is transferred. For byte write and byte read operations, the system controller can access individually indexed bytes. The offset of the indexed byte is encoded in the command code, as described in Table 1.

The block write and block read protocol is outlined in Table 2 on page 5, while Table 3 on page 5 outlines the corresponding byte write and byte read protocol. The slave receiver address is 11010010 (D2h) for write and 11010011 (D3h) for read.

**Table 1. Command Code Definition** 

Bit	Description
7	0 = block read or block write operation, 1 = byte read or byte write operation
(6:0)	Byte offset for byte read or byte write operation. For block read or block write operations, these bits must be '0000000'



Table 2. Block Read and Block Write Protocol

	Block Write Protocol		Block Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
2:8	Slave address – 7 bits	2:8	Slave address – 7 bits
9	Write	9	Write
10	Acknowledge from slave	10	Acknowledge from slave
11:18	Command code – 8-bit '00000000' stands for block operation	11:18	Command code – 8-bit '00000000' stands for block operation
19	Acknowledge from slave	19	Acknowledge from slave
20:27	Byte count – 8 bits	20	Repeat start
28	Acknowledge from slave	21:27	Slave address – 7 bits
29:36	Data byte 0 – 8 bits	28	Read
37	Acknowledge from slave	29	Acknowledge from slave
38:45	Data byte 1 – 8 bits	30:37	Byte count from slave – 8 bits
46	Acknowledge from slave	38	Acknowledge
	Data byte N/Slave acknowledge	39:46	Data byte from slave – 8 bits
	Data byte N – 8 bits	47	Acknowledge
	Acknowledge from slave	48:55	Data byte from slave – 8 bits
	Stop	56	Acknowledge
			Data bytes from slave/acknowledge
			Data byte N from slave – 8 bits
			Not acknowledge
			Stop

Table 3. Byte Read and Byte Write Protocol

	Byte Write Protocol		Byte Read Protocol
Bit	Description	Bit	Description
1	Start	1	Start
2:8	Slave address – 7 bits	2:8	Slave address – 7 bits
9	Write = 0	9	Write = 0
10	Acknowledge from slave	10	Acknowledge from slave
11:18	Command code – 8 bits '1xxxxxxx' stands for byte operation, bits[6:0] of bits[6:0] the command code represents the offset of the byte to be accessed	11:18	Command code – 8 bits '1xxxxxxx' stands for byte operation, of the command code represents the offset of the byte to be accessed
19	Acknowledge from slave	19	Acknowledge from slave
20:27	Data byte from master – 8 bits	20	Repeat start
28	Acknowledge from slave	21:27	Slave address – 7 bits
29	Stop	28	Read = 1
		29	Acknowledge from slave
		30:37	Data byte from slave – 8 bits
		38	Not acknowledge
		39	Stop



# **Control Registers**

# Table 4. Byte 0: Spread Spectrum Control Register

Bit	Type	At Power up	Outputs Affected	Description	Notes
7	R/W	1	All 100 MHz PCI-Express outputs	Spread select for 100 MHz PCI-Express clocks	0 = spread off 1 = -0.5% down
6	R	Undefined	Not applicable	Not used	
5	R/W	1	All outputs	Global OE bit. Enables or disables all outputs.	0 = disabled 1 = enabled
4	R	Undefined	Not applicable	Not used	
3	R	Undefined	Not applicable	Not used	
2	R	Undefined	Not applicable	Not used	
1	R	Undefined	Not applicable	Not used	
0	R/W	1	Single-ended 25 MHz output, 25M	OE for single-ended 25 MHz output, 25M. Output driven low when disabled.	0 = disabled 1 = enabled

#### Table 5. Byte 1: Control Register

Bit	Туре	At Power up	Outputs Affected	Description	Notes
0 to 7	R	Undefined	Not applicable	Not used	

#### Table 6. Byte 2: Control Register

Bit	Type	At Power up	Outputs Affected	Description	Notes
0 to 7	R	Undefined	Not applicable	Not used	

# Table 7. Byte 3: Control Register

Bit	Type	At Power up	Outputs Affected	Description	Notes
6,7	R	0	Not applicable	Not used	
5	R/W	1	100 MHz PCI-Express output PCIE3	OE for 100 MHz PCI-Express output PCIE3	0 = disabled 1 = enabled
4	R/W	1	100 MHz PCI-Express output PCIE2	OE for 100 MHz PCI-Express output PCIE2	0 = disabled 1 = enabled
3	R	0	Not applicable	Not used	
2	R/W	1	100 MHz PCI-Express output PCIE1	OE for 100 MHz PCI-Express output PCIE1	0 = disabled 1 = enabled
1	R/W	1	100 MHz PCI-Express output PCIE0	OE for 100 MHz PCI-Express output PCIE0	0 = disabled 1 = enabled
0	R	Undefined	Not applicable	Not used	

#### Table 8. Byte 4: Control Register

Bit	Туре	At Power up	Outputs Affected	Description	Notes
0 to 7	R	Undefined	Not applicable	Not used	

Document Number: 001-46142 Rev. \*G Page 6 of 20



Table 9. Byte 5: Control Register

Bit	Туре	At Power up	Outputs Affected	Description	Notes
7	R	0	Not applicable	Revision ID bit 3	
6	R	0	Not applicable	Revision ID bit 2	
5	R	0	Not applicable	Revision ID bit 1	
4	R	1	Not applicable	Revision ID bit 0	
3	R	1	Not applicable	Vendor ID bit 3	
2	R	0	Not applicable	Vendor ID bit 2	
1	R	0	Not applicable	Vendor ID bit 1	
0	R	0	Not applicable	Vendor ID bit 0	

Table 10. Byte 6: Control Register

Bit	Type	At Power up	Outputs Affected	Description	Notes
0 to 7	R	Undefined	Not applicable	Not used	

The state of the clock outputs upon assertion of the PD\_RESET# signal from input pin or Global OE control bit from byte 0, bit 5 of the SMBus is shown in the following table.

**Table 11. Power Down Reset Table** 

H/W PD_RESET# (pin 24) S/W PD_RESET# (Byte 0 bit 5)		All Clock Outputs		
0	0	Disabled, Hi-Z. 25M has weak pull-down.		
0	1	Disabled, Hi-Z. 25M has weak pull-down.		
1	0	Disabled, Hi-Z. 25M has weak pull-down.		
1	1	Enabled		



## **Application Information**

#### Crystal Recommendations

The CY24292 requires a parallel resonance crystal. Substituting a series resonance crystal causes the CY24292 to operate at the wrong frequency and violate the ppm specification. For most applications there is a 300 ppm frequency shift between the series and parallel crystals due to incorrect loading.

Table 12. Crystal Recommendations

Frequency	Cut	Load Cap (max)	Eff Series Rest (max)	Drive (max)	Tolerance (max)	Stability (max)	Aging (max)
25.00 MHz	Parallel	16 pF	30 Ω	1.0 mW	30 ppm	10 ppm	5 ppm/yr

#### **Crystal Loading**

Crystal loading plays a critical role in achieving low ppm performance. To realize low ppm performance, consider the total capacitance the crystal sees to calculate the appropriate capacitive loading (CL).


Figure 2 shows a typical crystal configuration using two trim capacitors. It is important to note that the trim capacitors in series with the crystal are not parallel. It is a common misconception that load capacitors are in parallel with the crystal and are approximately equal to the load capacitance of the crystal. This is not true.

#### **Calculating Load Capacitors**

In addition to the standard external trim capacitors, the trace capacitance and pin capacitance must also be considered to correctly calculate crystal loading.

As mentioned in the previous section, the capacitance on each side of the crystal is in series with the crystal. This means the total capacitance on each side of the crystal must be twice the specified crystal load capacitance (CL). While the capacitance on each side of the crystal is in series with the crystal, the trim capacitors (Ce1, Ce2) must be calculated to provide equal capacitive loading on both sides.

Figure 2. Crystal Loading Example



Use the following formulas to calculate the trim capacitor values for Ce1 and Ce2.

Load capacitance (each side)

$$Ce = 2 * CL - (Cs + Ci)$$

Total capacitance (as seen by the crystal)

CLe = 
$$\frac{1}{\left(\frac{1}{Ce1 + Cs1 + Ci1} + \frac{1}{Ce2 + Cs2 + Ci2}\right)}$$

#### **Current Source (Iref) Reference Resistor**

If the board target trace impedance (Z) is 50  $\Omega$ , then for R<sub>REF</sub> = 475  $\Omega$  (1%) provides IREF of 2.32 mA. The output current (I<sub>OH</sub>) is equal to 6 × IREF.

#### **Output Termination**

The PCI-Express differential clock outputs of CY24292 are open source drivers and require an external series resistor and a resistor to ground. These resistor values and their allowable locations are explained in detail in the section PCI-Express Layout Guidelines on page 9.



#### **PCB Layout Recommendations**

For optimum device performance and lowest phase noise, the following guidelines must be observed.

- 1. Each 0.01  $\mu F$  decoupling capacitor must be mounted on the component side of the board as close to the VDD pin as possible.
- No vias must be used between the decoupling capacitor and the VDD pin.
- The PCB trace to the VDD pin and the ground via must be kept as short as possible. The distance of the ferrite bead and bulk decoupling from the device is less critical.

4. An optimum layout is one with all components on the same side of the board, minimizing vias through other signal layers (any ferrite beads and bulk decoupling capacitors can be mounted on the back). Other signal traces must be routed away from the CY24292. This includes signal traces just underneath the device, or on layers adjacent to the ground plane layer used by the device.

#### **Decoupling Capacitors**

Decoupling capacitors of 0.01  $\mu$ F must be connected between VDD and GND as close to the device as possible. Do not share ground vias between components. Route power from power source through the capacitor pad, and then into the CY24292 pin.

## **PCI-Express Layout Guidelines**

#### **HCSL Compatible Layout Guidelines**


Table 13. Common Recommendations for Differential Routing

Differential Routing <sup>[1]</sup>	Dimension or Value	Unit
L1 length, route as non-coupled 50 $\Omega$ trace	0.5 max	inch
L2 length, route as non-coupled 50 $\Omega$ trace	0.2 max	inch
L3 length, route as non-coupled 50 $\Omega$ trace	0.2 max	inch
$R_S$	33	Ω
R <sub>T</sub>	49.9	Ω

Table 14. Differential Routing for PCI-Express Load or Connector

Differential Routing <sup>[1]</sup>	Dimension or Value	Unit
L4 length, route as coupled microstrip 100 $\Omega$ differential trace	2 to 32	inch
L4 length, route as coupled stripline 100 $\Omega$ differential trace	1.8 to 30	inch

Figure 3. PCI-Express Device Routing



#### Note

1. Refer to Figure 3.



# **Absolute Maximum Ratings**

Parameter	Description	Condition	Min	Max	Unit
$V_{DD}$	Supply voltage		-0.5	4.6	V
V <sub>IN</sub>	Input voltage	Relative to V <sub>SS</sub>	-0.5	V <sub>DD</sub> + 0.5	V
T <sub>S</sub>	Temperature, Storage	Non Operating	-65	150	°C
T <sub>J</sub>	Temperature, Junction		-	125	°C
ESD <sub>HBM</sub>	ESD Protection (Human Body Model)	JEDEC EIA/JESD22-A114-E	2000	-	V
UL-94	Flammability rating		V-0 at 1/8 in.		
MSL	Moisture sensitivity level 3			3	

# **Recommended Operation Conditions**

Parameter	Description	Min	Тур	Max	Unit
$V_{DD}$	Supply voltage	3.0	=	3.6	V
T <sub>AC</sub>	Commercial ambient temperature	0	=	70	°C
T <sub>AI</sub>	Industrial ambient temperature	-40	=	85	°C
t <sub>PU</sub>	Power up time for all $V_{DD}$ to reach minimum specified voltage (power ramps must be monotonic)	0.05	-	500	ms
t <sub>PD</sub>	Minimum pulse width of PD_RESET# input	100	=	_	ns
$V_{SMB}$	SMBus Voltage	3.0	=	3.6	V
R <sub>REFTOL</sub>	Tolerance on the $475\Omega$ R <sub>REF</sub> resistor that sets output currents on 100MHz ports	_	-	1	%



### **DC Electrical Characteristics**

Unless otherwise stated,  $V_{DD}$  = 3.3 V ± 0.3 V, ambient temperature = -40 °C to 85 °C Industrial, 0 °C to 70 °C Commercial,  $R_{REF}$  = 475  $\Omega$ 

Parameter <sup>[2]</sup>	Description	Condition	Min	Тур	Max	Unit
V <sub>OL1</sub>	Low level output voltage of 25M clock	I <sub>OL</sub> = 8 mA	-	_	0.4	٧
V <sub>OH1</sub>	High level output voltage of 25M clock	I <sub>OH</sub> = -8 mA	V <sub>DD</sub> – 0.4	_	-	V
V <sub>OL2</sub>	Low level output voltage of 100M clocks	HCSL termination (R <sub>S</sub> = 33 $\Omega$ , R <sub>T</sub> = 49.9 $\Omega$ )	-0.2	0	0.05	V
V <sub>OH2</sub>	High level output voltage of 100M clocks	HCSL termination (R <sub>S</sub> = 33 $\Omega$ , R <sub>T</sub> = 49.9 $\Omega$ )	0.65	0.71	0.95	V
V <sub>OL3</sub>	Low level output voltage SDATA	I <sub>OL</sub> = 4 mA	-	_	0.4	V
Гон	Output high current for differential clocks	I <sub>OH</sub> = 6 × I <sub>REF</sub>	-13	-15.2	-17	mA
V <sub>IL1</sub>	Low level input voltage of SCLK, SDATA		-0.3	_	0.8	V
V <sub>IH1</sub>	High level input voltage of SCLK, SDATA		2.1	_	V <sub>DD</sub> + 0.3	٧
V <sub>IL2</sub>	Low level input voltage of XIN/EXCLKIN, PD_RESET# pins		-0.3	_	0.8	V
V <sub>IH2</sub>	High level input voltage of XIN/EXCLKIN, PD_RESET# pins		2.0	_	V <sub>DD</sub> + 0.3	٧
1	Operating supply current	No load, PD_RESET# pin = 1	_	50	70	mA
I <sub>DD</sub>	Operating supply current	Full load, PD_RESET# pin = 1	_	135	170	mA
I <sub>DDPD</sub>	Power down current	PD_RESET# pin = 0	_	250	350	μА
C <sub>IN</sub>	Input capacitance	All input pins	_	5	-	pF
R <sub>PU</sub>	Pull up resistor, PD_RESET#		_	90	-	kΩ
R <sub>PD</sub>	Pull down resistor, 25M output	PD_RESET# = 0	50	_	150	kΩ

# **Thermal Resistance**

Parameter <sup>[3]</sup>	Description	Test Conditions	32-pin QFN	Unit
$\theta_{JA}$	Thermal resistance (junction to ambient)	Test conditions follow standard test methods and procedures for measuring thermal impedance, in	22	°C/W
$\theta_{JC}$	Thermal resistance (junction to case)	accordance with EIA/JESD51.	19.5	°C/W

- Parameters are guaranteed by design and characterization. Not 100% tested in production.
   These parameters are guaranteed by design and are not tested.



# **AC Electrical Characteristics**

Unless otherwise stated,  $V_{DD}$  = 3.3 V  $\pm$  0.3 V, ambient temperature = -40 °C to 85 °C Industrial, 0 °C to 70 °C Commercial,  $R_{REF}$  = 475  $\Omega$ .

# Table 15. Single-Ended 25 MHz Output

Parameter <sup>[4]</sup>	Description	Condition	Min	Тур	Max	Unit
F <sub>IN</sub>	Input clock frequency (crystal or external clock)	-	-	25	-	MHz
T <sub>INDC</sub>	Input clock duty cycle	-	40	-	60	%
F <sub>OUT</sub>	Output clock frequency, 25M	-	_	25	_	MHz
T <sub>R</sub>	Output rise time <sup>[5]</sup>	20% to 80% of VDD	-	0.5	1	ns
T <sub>F</sub>	Output fall time <sup>[5]</sup>	80% to 20% of VDD	_	0.5	1	ns
T <sub>DC</sub>	Output clock duty cycle <sup>[5]</sup>	Measured at VDD/2	45	50	55	%
T <sub>CCJ</sub>	Cycle-to-cycle jitter <sup>[5]</sup>	_	-	-	200	ps
T <sub>OEPD</sub>	Output enable from power down reset	PD_RESET# going high to 99% of final frequency	_	_	2	ms
T <sub>LOCK</sub>	Clock stabilization from power up	Measured from 90% of the applied power supply level	ı	1	2	ms

<sup>Notes
4. Parameters are guaranteed by design and characterization. Not 100% tested in production.
5. Measured with Cload = 15 pF lumped load.</sup> 



Table 16. Differential 100 MHz, HCSL Terminated Outputs

Parameter [6]	Description	Test Condition	Min	Тур	Max	Unit
F <sub>OUT</sub>	Output frequency		_	-	100	MHz
SP <sub>PROFILE</sub>	Spread modulation profile		_	_	Lexmark	type
SP <sub>MOD</sub>	Spread modulation frequency		30	32	33	kHz
T <sub>CCJ</sub>	Cycle-to-cycle jitter <sup>[7]</sup>		-	-	90	ps
T <sub>PHJ</sub>	Peak-to-peak phase jitter <sup>[7, 8]</sup>		-	-	86	ps
T <sub>DC</sub>	Output clock duty cycle <sup>[7]</sup>		45	50	55	%
ER <sub>R</sub>	Rising edge rate <sup>[7, 9]</sup>	See notes 7 and 9	0.6	_	4.0	V/ns
ER <sub>F</sub>	Falling edge rate <sup>[7, 9]</sup>	See notes 7 and 9	0.6	-	4.0	V/ns
V <sub>CROSS</sub>	Absolute crossing point voltage [10, 11, 12]	See notes 10, 11, and 12	0.25	0.35	0.55	V
V <sub>Xdelta</sub>	Variation of V <sub>CROSS</sub> over all rising clock edges <sup>[10, 11, 13]</sup>	See notes 10, 11, and 13	-	-	140	mV
T <sub>PERIOD AVG</sub>	Average clock period accuracy <sup>[7, 14]</sup>	See notes 7 and 14	-300	-	2800	ppm
T <sub>PERIOD ABS</sub>	Absolute clock period <sup>[7, 15]</sup>	See notes 7 and 15	9.847	_	10.203	ns
T <sub>OSKEW ALL</sub>	Output skew, all pairs <sup>[16]</sup>	Measured at V <sub>CROSS</sub> point See note 16	-	-	100	ps
T <sub>OSKEW P-P</sub>	PCIE0P/N to PCIE3P/N skew and PCIE1P/N to PCIE2P/N skew <sup>[16]</sup>	Measured at V <sub>CROSS</sub> point See note 16	_	_	50	ps
T <sub>OEPD</sub>	Output enable from power down reset	PD_RESET# going high to 99% of final frequency	-	-	2	ms
T <sub>LOCK</sub>	Clock stabilization from power up	Measured from 90% of the applied power supply level	-	1	2	ms

#### Notes

- 6. Parameters are guaranteed by design and characterization. Not 100% tested in production.
- Measurement taken from differential waveform (PCIEP minus PCIEN). Either single ended probes with math or a differential probe can be used.
- Phase jitter is determined using data captured on an oscilloscope at a sample rate of 20 GS/sec, for a minimum 100,000 continuous clock periods. This data is then processed using the ClockJitter 1.3.0 software from PCISIG, using the PCI\_E\_1 template.


  Measured from -150 mV to +150 mV on the differential waveform (derived from PCIEP minus PCIEN). The signal must be monotonic through the measurement region for rise and fall time. The 300 mV measurement window is centered on the differential zero crossing.
- 10. Measurement taken from a single-ended waveform.
- 11. Measured at crossing point where the instantaneous voltage value of the rising edge of PCIEP equals the falling edge of PCIEN.
- Measured at crossing point where the instantaneous voltage value of the rising edge of PCIEP equals the falling edge of PCIEN.
   Refers to the total variation from the lowest crossing point to the highest, regardless of which edge is crossing. Refers to all crossing points for this measurement.
   Defined as the total variation of all crossing voltages of Rising PCIEP and Falling PCIEN. This is the maximum allowed variance in V<sub>CROSS</sub> for any particular system.
   PPM refers to parts per million and is a DC absolute period accuracy specification. 1 PPM is 1/1,000,000th of 100.000000 MHz exactly, or 100 Hz. For 300 PPM then we have an error budget of 30 kHz. The period is to be measured with a frequency counter with measurement window set to 100 ms or greater. The ±300 PPM applies to systems that do not employ Spread Spectrum or that use common clock source. For systems employing Spread Spectrum, there is an additional 2500 PPM nominal shift in maximum period resulting from the 0.5% down spread, resulting in a maximum average period specification of +2800 PPM.
   Defined as the absolute minimum or maximum instantaneous period. This includes cycle-to-cycle jitter, relative PPM tolerance, and spread spectrum modulation.
   Measured at the rising 0 V point of the differential signal. Skew is the time difference of the rising 0 V point between any two differential signal pairs. The measurement is taken over 1000 samples, and the average value is used.



# **Test and Measurement Setup**


# Single-ended Signals

Figure 4. Test Load Configuration for Single-ended Output Signal



# **Differential Signals**

Figure 5. Test Load Configuration for Differential Output Signal






# **Ordering Information**

Ordering Code	Package Type	Production Flow
Pb-free		·
CY24292LFXC	32-pin QFN	Commercial, 0 °C to 70 °C
CY24292LFXCT	32-pin QFN – Tape and Reel	Commercial, 0 °C to 70 °C
CY24292LFXI	32-pin QFN	Industrial, –40 °C to 85 °C
CY24292LFXIT	32-pin QFN – Tape and Reel	Industrial, –40 °C to 85 °C


# **Ordering Code Definitions**





# **Package Diagram**

Figure 6. 32-pin QFN (5  $\times$  5  $\times$  0.55 mm) LQ32 3.5  $\times$  3.5 E-Pad (Sawn) Package Outline, 001-42168



#### NOTES:

- 1. HATCH AREA IS SOLDERABLE EXPOSED PAD
- 2. BASED ON REF JEDEC # MO-248
- 3. PACKAGE WEIGHT: 0.0388g
- 4. DIMENSIONS ARE IN MILLIMETERS

001-42168 \*F



# **Acronyms**

Table 17. Acronyms Used in this Document

Acronym	Description		
EIA	electronic industries alliance		
EMI	electromagnetic interference		
ESD	electrostatic discharge		
HCSL	host clock signal level		
JEDEC	joint electron devices engineering council		
LVCMOS	low voltage complementary metal oxide semiconductor		
OE	output enable		
PCI	peripheral component interconnect		
PLL	phase-locked loop		
QFN	quad-flat no-leads		
RAM	random access memory		

# **Document Conventions**

#### **Units of Measure**

Table 18. Units of Measure

Symbol	Unit of Measure		
°C	degree Celsius		
kHz	kilohertz		
kΩ	kilohm		
MHz	megahertz		
μF	microfarad		
mA	milliampere		
ms	millisecond		
mV	millivolt		
ns	nanosecond		
Ω	ohm		
%	percent		
pF	picofarad		
ppm	parts per million		
ps	picosecond		
V	volt		



# **Document History Page**

Updated DC Electrical Characteristics (Added Note 2 and Ferered The sam onto in parameter column, added HotSL termination in Condition column for Vol.2, Vol.2).  "Description of the Primary of Vol.2, Vol.2).  "Description of the Primary of the Pr		Number: 00		rhars LOI-EXD	ress Clock Generator
PF / AESA    Value	Rev.	ECN		_	Description of Change
Updated DC Electrical Characteristics (Added Note 2 and Ferered The sam onto in parameter column, added HotSL termination in Condition column for Vol.2, Vol.2).  "Description of the Primary of Vol.2, Vol.2).  "Description of the Primary of the Pr	**	2490167		See ECN	New data sheet.
Updated Control Registers (Changed description of 25M output disable feature). Updated Control Registers (Changed description of bit 5 in Table 4 to '1', changed description of bit 5 in Table 4 to 'Global OE bit added explanation of 25M output disable feature in Table 4, changed unuse bits (Type Column) from RW to R in Table 7, changed default setting (At Pow up column) for bit 4 in Table 9 to '1', added explanation of 25M output disable feature in Table 11).  Updated the sub-section Crystal Recommendations under the main sectic Application Information (Added "max" to Load Cap and Eff Series Rest column in Table 12).  Updated sub-section "LVDS Compatible Layout Guidelines" under the main section PCI-Express Layout Guidelines (changed "LVDS Down Device" "LVDS Device" in all instances).  Updated Absolute Maximum Ratings (Changed maximum value of 'Dupdated Recommended Operation Conditions (Added V <sub>SMB</sub> and R <sub>REFTO</sub> parameter 125 °C).  Updated Recommended Operation Conditions (Added V <sub>SMB</sub> and R <sub>REFTO</sub> parameters and their indealis, changed maximum value of V <sub>OH2D</sub> parameters and their indealis, changed maximum value of V <sub>OH2D</sub> parameter from 0.85 V to 0.95 V, added V <sub>OL3D</sub> parameter and idetails, changed typical value of 1 <sub>OH2D</sub> parameter from -14.2 mA to -15.2 m added minimum value of V <sub>OH2D</sub> parameter from 1.0 to 0.8 V, changed minimum value of V <sub>OH2D</sub> parameter from 1.0 to 0.8 V, changed minimum value of V <sub>OH2D</sub> parameter from 10 to 0.8 V, changed minimum value of V <sub>OH2D</sub> parameter, changed maximum values of V <sub>OH2D</sub> parameter in Table 10, 250 µ changed maximum values of V <sub>OH2D</sub> parameter from 10 parameter in the value of V <sub>OH2D</sub> parameter in the value of V <sub>OH2D</sub> parameter in Table 15, added SP <sub>PROFI</sub> parameter and its details in Table 16, added Thypa parameter and its details in Table 16, changed R <sub>PROFID</sub> parameter and its details in Table 16, palited Thypa parameter and its details in Table 16, palited Thypa parameter and its details in Table 16, palited Thypa parameter in the value of V <sub>OH2D</sub> parameter in to	*A	2507681		05/23/2008	Updated AC Electrical Characteristics (updated Note 5, added Note 11 an referred the same note in $T_{DC}$ parameter in Table 16, changed Cload from pF to 4 pF in a Note below, added maximum value of $V_{Xdelta}$ (140 mV) in the Table 16).
*C. 2901711 KVM 05/14/10 Undated Package Diagram	*B	2811340	CXQ	12/03/2009	Updated Pin Definitions (Added explanation of 25M output disable feature). Updated Control Registers (Changed default setting (At Power up column) foil 7 in Table 4 to '1', changed description of bit 5 in Table 4 to 'Global OE bit added explanation of 25M output disable feature in Table 4, changed unuse bits (Type Column) from R/W to R in Table 7, changed default setting (At Power up column) for bit 4 in Table 9 to '1', added explanation of 25M output disable feature in Table 11). Updated the sub-section Crystal Recommendations under the main section Application Information (Added "max" to Load Cap and Eff Series Rest column in Table 12). Updated sub-section "LVDS Compatible Layout Guidelines" under the main section PCI-Express Layout Guidelines (changed "LVDS Down Device" to "LVDS Device" in all instances). Updated Absolute Maximum Ratings (Changed maximum value of Taparameter to 125 °C). Updated Recommended Operation Conditions (Added V <sub>SMB</sub> and R <sub>REFTC</sub> parameters and its details). Updated DC Electrical Characteristics (added R <sub>REF</sub> value to conditions at top removed V <sub>OH3D</sub> and V <sub>OL3D</sub> parameters and their details, changed maximum value of V <sub>OH2D</sub> parameter from 0.85 V to 0.95 V, added V <sub>OL3</sub> parameter and its details, changed minimum value of V <sub>IL1</sub> parameter from 14.2 mA to -15.2 manded minimum value of V <sub>ID2D</sub> parameter from TBD to 350 μA, added R <sub>PD2D</sub> parameters, changed typical value of I <sub>DDPD</sub> parameter from TBD to 250 μA changed maximum value of V <sub>ID2D</sub> parameter from TBD to 25M output only Updated AC Electrical Characteristics (added R <sub>REF</sub> value to conditions at top removed F <sub>ERR</sub> parameter and its details in Table 15, added SP <sub>PROFIL</sub> parameter and its details in Table 15, added SP <sub>PROFIL</sub> parameter and its details in Table 16, added T <sub>PHJ</sub> parameter and its details in Table 16, change T <sub>R</sub> and T <sub>F</sub> parameters and its details in Table 16, splitted T <sub>OSKEW P-P</sub> parameter and also changed their details in Table 16, added minimum value of V <sub>CROS</sub> parameter into two parameters namely T <sub>OSKEW ALL</sub> an
O   200 II I   IXVIVI   00/ 17/ 10   Opuatou i achaye Diayiaili.	*C	2901711	KVM	05/14/10	Updated Package Diagram.



# **Document History Page** (continued)

Rev.	ECN	Orig. of Change	Submission Date	Description of Change
*D	3448896	PURU	11/28/2011	Updated Features (Removed LVDS related information). Updated Functional Description (Removed LVDS related information). Updated Output Termination under Application Information (Removed LVDS related information). Removed the sub-section "LVDS Compatible Layout Guidelines" under the main section PCI-Express Layout Guidelines. Added Ordering Code Definitions. Added Acronyms and Units of Measure. Updated to new template.
*E	4580588	TAVA	12/05/2014	Updated Functional Description: Added "For a complete list of related documentation, click here." at the end. Updated Package Diagram.
*F	5281281	PSR	04/26/2017	Added Thermal Resistance. Updated to new template.
*G	5784045	PSR	06/27/2017	Updated AC Electrical Characteristics: Added F <sub>IN</sub> and T <sub>INDC</sub> parameters. Updated Figure 6 in Package Diagram (spec 001-42168 *E to *F).



# Sales, Solutions, and Legal Information

#### Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at Cypress Locations.

#### **Products**

ARM® Cortex® Microcontrollers
Automotive
Clocks & Buffers
Interface
Internet of Things
Cypress.com/automotive
cypress.com/clocks
cypress.com/interface
cypress.com/interface
cypress.com/iot
cypress.com/memory

Microcontrollers cypress.com/mcu
PSoC cypress.com/psoc
Power Management ICs cypress.com/pmic

Touch Sensing cypress.com/touch
USB Controllers cypress.com/usb
Wireless Connectivity cypress.com/wireless

#### PSoC® Solutions

PSoC 1 | PSoC 3 | PSoC 4 | PSoC 5LP | PSoC 6

#### **Cypress Developer Community**

Forums | WICED IOT Forums | Projects | Video | Blogs | Training | Components

#### **Technical Support**

cypress.com/support

© Cypress Semiconductor Corporation, 2008–2017. This document is the property of Cypress Semiconductor Corporation and its subsidiaries, including Spansion LLC ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. Cypress products are not designed, intended, or authorized for use as critical components in systems designed or intended for the operation of weapons, weapons systems, nuclear installations, life-support devices or systems, other medical devices or systems (including resuscitation equipment and surgical implants), pollution control or hazardous substances management, or other uses where the failure of the device or system could cause personal injury, death, or property damage ("Unintended Uses"). A critical component is any component of a device or system whose failure to perform can be reasonably expected to cause the failure of the device or system, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from or related to all Unintended Uses of Cypress products. You shall indemnify and hold Cypress harmless from and against all claims, costs, damages, and other liabilities, including claims for personal injury or death, arising from or related to any Unintended Uses of Cypress products.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.

Document Number: 001-46142 Rev. \*G Revised June 27, 2017 Page 20 of 20