

7-51-10-10

# ADC1031/ADC1034/ADC1038 10-Bit Serial I/O A/D Converters with Analog Multiplexer and Track/Hold Function

### General Description

The ADC1031, ADC1034 and ADC1038 are 10-bit successive approximation A/D converters with serial I/O. The serial input, for the ADC1034 and ADC1038, controls a singleended analog multiplexer that selects one of 4 input channels (ADC1034) or one of 8 input channels (ADC1038). The ADC1034 and ADC1038 serial output data can be configured into a left- or right-justified format.

An input track/hold is implemented by a capacitive reference ladder and sampled-data comparator. This allows the analog input to vary during the A/D conversion cycle.

Separate serial I/O and conversion clock inputs are provided to facilitate the interface to various microprocessors.

### **Applications**

- Engine control
- Instrumentation ■ Test equipment
- Process control

#### **Features**

- Serial I/O (MICROWIRE™ compatible)
- Separate asynchronous converter clock and serial data I/O clock
- Analog input track/hold function
- Ratiometric or absolute voltage referencing
- No zero or full scale adjustment required
- 0V to 5V analog input range with single 5V power
- TTL/MOS input/output compatible
- No missing codes

### **Key Specifications**

Resolution

10 bits

■ Total unadjusted error

± 1/2 LSB and ±1 LSB (max)

Single supply

5V ±5%


■ Power dissipation

20 mW (max)

■ Max. conversion time (f<sub>C</sub> = 3 MHz) ■ Serial data exchange time (f<sub>S</sub> = 1 MHz)


13.7 µs (max) 10 μs (max)

### **Connection Diagrams**




ADC1031 in NS Package N08E

# **Duai-In-Line and SO Packages**



ADC 1034 In NS Packages J16A, M16B or N16E



TL/H/10556-2

**Top View ADC1038 In NS Packages** 

J20A, M20B or N20A

# Ordering Information

Industrial  $-40^{\circ}$ C  $\leq T_{A} \leq +85^{\circ}$ C Package ADC1031BIN, ADC1031CIN N08E ADC1034BIJ, ADC1034CIJ J16A ADC1034BIN, ADC1034CIN N<sub>16</sub>E ADC1034BIWM, ADC1034CIWM M16B ADC1038BIJ, ADC1038CIJ J20A ADC1038BIN, ADC1038CIN N<sub>2</sub>0A ADC1038BIWM, ADC1038CIWM M20B Military  $-55^{\circ}C \le T_{A} \le +125^{\circ}C$ **Package** J16A ADC1034CMJ ADC1038CMJ J20A

# Absolute Maximum Ratings (Notes 1 & 3)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage (V<sub>CC</sub>) 6.5V Voltage at Inputs and Outputs -0.3V to V<sub>CC</sub> +0.3V Input Current at Any Pin (Note 4)  $\pm 5$  mA

Package Input Current (Note 4) ± 20 mA
Package Dissipation

at T<sub>A</sub> = 25°C (Note 5) 500 mW
ESD Susceptability (Note 6) 2000V

Soldering Information
N Package (10 sec.) 260°C
J Package (10 sec.) 300°C
SO Package (Note 7):

 Vapor Phase (60 sec.)
 215°C

 Infrared (15 sec.)
 220°C

 Storage Temperature
 −65°C to +150°C

Operating Ratings (Notes 2 & 3)

ADC1034CMJ, ADC1038CMJ  $-55^{\circ}\text{C} \le T_{A} \le +125^{\circ}\text{C}$ Supply Voltage (V<sub>CC</sub>) 4.75 V<sub>DC</sub> to 5.25 V<sub>DC</sub>

Reference Voltage  $(V_{REF} = V_{REF}^{+} - V_{REF}^{-})$  2.0  $V_{DC}$  to  $V_{CC} + 0.05V$ 

### **Electrical Characteristics**

The following specifications apply for  $V_{CC}=+5.0V$ ,  $V_{REF}=+4.6V$ ,  $f_S=700$  kHz, and  $f_C=3$  MHz unless otherwise specified. **Boldface limits apply for T\_A=T\_J=T\_{MIN} to T\_{MAX}**; all other limits  $T_A=T_J=25^{\circ}C$ .

Symbol	Par	rameter	Conditions	Typical (Note 8)	Limit (Note 9)	Units (Limits)
CONVER	TER AND MULTIPL	EXER CHARACTERIST	ics			
	Total Unadjusted	BIJ, BIN, BIWM	(Note 10)		± 1/2	LSB (max)
	Error	CIJ, CIN, CIWM, CMJ			± 1	LSB (max)
	Differential Linearity	у			10	Bits (min)
R <sub>REF</sub>	Reference Input Re	esistance		8	5 11	$k\Omega$ $k\Omega$ (min) $k\Omega$ (max)
V <sub>REF</sub>	Reference Voltage				(V <sub>CC</sub> + 0.05)	V (max)
V <sub>IN</sub>	Analog Input Voltag	ge	(Note 11)		(V <sub>CC</sub> + 0.05) (GND - 0.05)	V (max) V (min)
	On Channel Leakag	ge Current	On Channel = 5 V <sub>DC</sub> , Off Channel = 0 V <sub>DC</sub>	5.0	200 <b>500</b>	nA (max) nA (max)
(Note 12)	(Note 12)		On Channel = $0 V_{DC}$ , Off Channel = $5 V_{DC}$	5.0	-200 - <b>500</b>	nA (max) nA (max)
	Off Channel Leakage Current		On Channel = 5 V <sub>DC</sub> , Off Channel = 0 V <sub>DC</sub>	5.0	-200 - <b>500</b>	nA (max) nA (max)
	(Note 12)		On Channel = 0 V <sub>DC</sub> , Off Channel = 5 V <sub>DC</sub>	5.0	200 <b>500</b>	nA (max) nA (max)
	Power Supply	Zero Error	$4.75V_{DC} \leq V_{CC} \leq 5.25V_{DC}$		± 1/4	LSB (max)
Ì	Sensitivity	Full Scale Error			± 1/4	LSB (max)

**Electrical Characteristics** (Continued) The following specifications apply for  $V_{CC} = +5.0V$ ,  $V_{REF} = +4.6V$ ,  $f_S = 700$  kHz, and  $f_C = 3$  MHz unless otherwise specified. **Boldface limits apply for T\_A = T\_J = T\_{MIN} to T\_{MAX}**; all other limits  $T_A = T_J = 25^{\circ}C$ .

Symbol	Parameter	Conditions	Typical (Note 8)	Limit (Note 9)	Units (Limits)
DIGITAL	AND DC CHARACTERISTICS				
V <sub>IN(1)</sub>	Logical "1" Input Voltage	$V_{CC} = 5.25 V_{DC}$		2.0	V (min)
V <sub>IN(0)</sub>	Logical "0" Input Voltage	$V_{CC} = 4.75 V_{DC}$		0.8	V (max)
I <sub>IN(1)</sub>	Logical "1" Input Current	$V_{IN} = 5.0 V_{DC}$	0.005	2.5	μΑ (max)
I <sub>IN(0)</sub>	Logical "0" Input Current	$V_{IN} = 0 V_{DC}$	-0.005	- 2.5	μΑ (max)
V <sub>OUT(1)</sub>	Logical "1" Output Voltage	$V_{CC} = 4.75 V_{DC}$ $I_{OUT} = -360 \mu A$ $I_{OUT} = -10 \mu A$		2.4 4.5	V (min) V (min)
V <sub>OUT(0)</sub>	Logical "0" Output Voltage	$V_{CC} = 4.75 V_{DC}$ $I_{OUT} = 1.6 \text{ mA}$		0.4	V (max)
lout	TRI-STATE Output Current	$V_{OUT} = 0V$	-0.01	-3	μΑ (max)
		$V_{OUT} = 5V$	0.01	3	μΑ (max)
ISOURCE	Output Source Current	$V_{OUT} = 0V$	-14	-6.5	mA (min)
ISINK	Output Sink Current	$V_{OUT} = V_{CC}$	16	8.0	mA (min)
lcc	Supply Current	CS = HIGH, V <sub>REF</sub> Open	1.5	3	mA (max)
AC CHAP	RACTERISTICS				
f <sub>C</sub>	Conversion Clock (C <sub>CLK</sub> ) Frequency		0.7 4.0	3.0	MHz (min) MHz (max)
fs	Serial Data Clock (S <sub>CLK</sub> )	f <sub>C</sub> = 3 MHz, R/L = "0"	183		kHz (min)
	Frequency (Note 13)	f <sub>C</sub> = 3 MHz, A/L = "1"	622		kHz (min)
		$f_C = 3 \text{ MHz}$ , $R/\overline{L} = "0" \text{ or } R/\overline{L} = "1"$	2	1.0	MHz (max)
T <sub>C</sub>	Conversion Time	Not Including MUX Addressing and Analog Input Sampling Times		41 (1/f <sub>C</sub> ) + 200 ns	(max)
t <sub>CA</sub>	Analog Sampling Time	After Address is Latched, $\overline{CS} = Low$		4.5 (1/f <sub>S</sub> ) + 200 ns	(max)
<sup>t</sup> ACC	Access Time Delay from CS or OE Falling Edge to DO Data Valid	ŌĒ = "0"	100	. 200	ns (max)
tset-up	Set-up Time of CS Falling Edge to S <sub>CLK</sub> Rising Edge		75	150	ns (min)
t <sub>1H</sub> , t <sub>0H</sub>	Delay from OE or CS Rising Edge to DO TRI-STATE	$R_L = 3 \text{ k}\Omega$ , $C_L = 100 \text{ pF}$	100	120	ns (max)
t <sub>HDI</sub>	DI Hold Time from S <sub>CLK</sub> Rising Edge		0	50	ns (min)
tsdi	DI Set-up Time to S <sub>CLK</sub> Rising Edge		50	100	ns (min)

#### Electrical Characteristics (Continued)

The following specifications apply for  $V_{CC} = +5.0V$ ,  $V_{REF} = +4.6V$ ,  $f_S = 700$  kHz, and  $f_C = 3$  MHz unless otherwise specified. Boldface limits apply for  $T_A = T_J = T_{MIN}$  to  $T_{MAX}$ ; all other limits  $T_A = T_J = 25^{\circ}C$ .

Symbol	Parameter	Conditions		Typical (Note 8)	Limit (Note 9)	Units (Limits)
AC CHAR	RACTERISTICS (Continued)					
t <sub>HDO</sub>	DO Hold Time from S <sub>CLK</sub> Falling Edge	$R_L = 30 \text{ k}\Omega, C$	L = 100 pF	70	10	ns (min)
<sup>†</sup> DDO	Delay from S <sub>CLK</sub> Falling Edge to DO Data Valid	$R_L = 30 \text{ k}\Omega, C_L = 100 \text{ pF}$		150	250	ns (max)
t <sub>RDO</sub>	DO Rise Time	$R_L = 30  k\Omega$ ,	TRI-STATE to High	35	75	ns (max)
		C <sub>L</sub> = 100 pF	Low to High	75	150	ns (max)
t <sub>FDO</sub>	DO Fall Time	$R_L = 30 \text{ k}\Omega$ ,	TRI-STATE to Low	35	75	ns (max)
		C <sub>L</sub> = 100 pF	High to Low	75	150	ns (max)
C <sub>IN</sub>	Input Capacitance	Analog Inputs	(CH0-CH7)	50		pF
		All Other Input	3	7.5		pF

Note 1: Absolute Maximum Ratings indicate limits beyond which damage to the device may occur.

Note 2: Operating Ratings indicate conditions for which the device is functional, but do not guarantee specific performance limits. For guaranteed specifications and test conditions, see the Electrical Characteristics. The guaranteed specifications apply only for the test conditions listed. Some performance characteristics may degrade when the device is not operated under the listed test conditions.

Note 3: All voltages are measured with respect to AGND and DGND, unless otherwise specified.

Note 4: When the input voltage (V<sub>IN</sub>) at any pin exceeds the power supplies (V<sub>IN</sub> < DGND, or V<sub>IN</sub> > V<sub>CC</sub>) the current at that pin should be limited to 5 mA. The 20 mA maximum package input current rating limits the number of pins that can safely exceed the power supplies with an input current of 5 mA to four pins.

Note 5: The maximum power dissipation must be derated at elevated temperatures and is dictated by T.J.max, 0.J.A and the ambient temperature, T.A. The maximum allowable power dissipation at any temperature is  $P_D = (T_{Jmax} - T_A)/\theta_{JA}$  or the number given in the Absolute Maximum Ratings, whichever is lower. For this device, T<sub>Jmax</sub> = 125°C. The typical thermal resistance (θ<sub>JA</sub>) of these parts when board mounted follow: ADC1031 with BIN and CIN suffixes 71°C/W, ADC1034 with BIJ, CIJ, and CMJ suffixes 52°C/W, ADC1034 with BIN and CIN suffixes 54°C/W, ADC1034 with BIWM and CIWM suffixes 70°C/W, ADC1038 with BIJ, CIJ, and CMJ suffixes 53°C/W, ADC1038 with BIN and CIN suffixes 46°C/W, ADC1038 with BIWM and CIWM suffixes 64°C/W.

Note 6: Human body model, 100 pF capacitor discharged through a 1.5 kΩ resistor.

Note 7: See AN450 "Surface Mounting Methods and Their Effect on Product Reliability" or Linear Databook section "Surface Mount" for other methods of soldering surface mount devices

Note 8: Typicals are at T<sub>J</sub> = 25°C and represent most likely parametric norm.

Note 9: Limits are guaranteed to National's AOQL (Average Outgoing Quality Level).

Note 10: Total unadjusted error includes offset, full-scale, linearity, multiplexer, and hold step errors.


Note 11: Two on-chip diodes are tied to each analog input. They will forward-conduct for analog input voltages one diode drop below ground or one diode drop greater than VCC supply. Be careful during testing at low VCC levels (4.5V), as high level analog inputs (5V) can cause an input diode to conduct, especially at elevated temperatures, which will cause errors for analog inputs near full-scale. The spec allows 50 mV forward bias of either diode; this means that as long as the analog Vin does not exceed the supply voltage by more than 50 mV, the output code will be correct. Exceeding this range on an unselected channel will corrupt the reading of a selected channel. To achieve an absolute 0 VDC to 5 VDC input voltage range will therefore require a minimum supply voltage of 4.950 VDC over temperature variations, initial tolerance and loading.


Note 12: Channel leakage current is measured after the channel selection.


Note 13: In order to synchronize the serial data exchange properly, SARS needs to go low after completion of the serial I/O data exchange. If this does not occur the output shift register will be reset and the correct output data tost. The minimum limit for SCLK will depend on CCLK frequency and whether right-justified or leftjustified, and can be determined by the following equations:


 $f_S > (8.5/41)$  ( $f_C$ ) with right-justification (R/ $\bar{L} = "1"$ ) and  $f_S > (2.5/41)$  ( $f_C$ ) with left-justification (R/ $\bar{L} = "0"$ ).


# **Typical Performance Characteristics**





















TL/H/10556-5










SBE D





# **Timing Diagrams**













TL/H/10556-13



# Timing Diagrams (Continued)



C<sub>CLK</sub> continuously enabled

# **Multiplexer Address/Channel Assignment Tables**

#### ADC1038

	MUX Address	Analog	
A2	A1	A0	Channel Selected
0	0	0	CH0
0	0	1	CH1
0	1	0	CH2
0	1 1	1	CH3
1	0	0	CH4
1	0	1	CH5
1	1	0	CH6
1	1 1	1	CH7

#### ADC1034

	MUX Address			
A2	A1	A0	Channel Selected	
Х	0	0	CH0	
X	0	1	CH1	
X	1	0	CH2	
Х	1	1	CH3	

Note: "X" = don't care

### 1.0 Pin Descriptions

SCLK

C<sub>CLK</sub> The clock applied to this input controls the successive approximation conversion time interval.

The clock frequency applied to this input can be between 700 kHz and 4 MHz.

The serial data clock input. The clock applied to this input controls the rate at which the serial data exchange occurs and the analog sampling time available to acquire an analog input voltage. The rising edge loads the information on the DI pin into the multiplexer address shift register (address register). This address controls which channel of the analog input multiplexer (MUX) is selected.

The falling edge shifts the data resulting from the previous A/D conversion out on DO.  $\overline{CS}$  and  $\overline{OE}$  enable or disable the above functions.

DI The serial data input pin. The data applied to this pin is shifted by S<sub>CLK</sub> into the multiplexer address register. The first 3 bits of data (A0-A2) are the MUX channel address (see the Multiplexer Address/Channel Assignment tables). The fourth bit (R/L) determines the data format of the conversion result in the conversion to be started. When R/L is low the output data format is left-justified; when high it is right-justified. When right-justified, six leading "0"s are output on DO before the MSB information; thus the complete conversion result is shifted out in 16 clock periods.

DO The data output pin. The A/D conversion result (D0-D9) is output on this pin. This result can be left- or right-justified depending on the value of R/L bit shifted in on DI.

SARS This pin is an output and indicates the status of the internal successive approximation register (SAR). When high, it signals that the A/D conversion is in progress. This pin is set high after the analog input sampling time (t<sub>CA</sub>) and remains high for 41 C<sub>CLK</sub> periods. When SARS goes low, the output shift register has been loaded with the conversion result and another A/D conversion sequence can be started.

The chip select pin. When a low is applied to this pin, the rising edge of S<sub>CLK</sub> shifts the data on DI into the address register.

OE The output enable pin. When OE and CS are both low the falling edge of S<sub>CLK</sub> shifts out the previous A/D conversion data on the DO pin.

CH0The analog inputs of the MUX. A channel input is selected by the address information at the DI pin, which is loaded on the rising edge of S<sub>CLK</sub> into the address register.

Source impedances (R<sub>S</sub>) driving these inputs should be kept below 1 k $\Omega$ . If R<sub>S</sub> is greater than 1 k $\Omega$ , the sampled data comparator will not have enough time to acquire the correct value of the applied input voltage.

The voltage applied to these inputs should not exceed  $V_{\rm CC}$  or go below DGND or AGND by more than 50 mV. Exceeding this range on an unselected channel will corrupt the reading of a selected channel.

V<sub>REF</sub><sup>+</sup> The positive analog voltage reference for the analog inputs. In order to maintain accuracy the voltage range of V<sub>REF</sub> (V<sub>REF</sub> = V<sub>REF</sub><sup>+</sup> - V<sub>REF</sub><sup>-</sup>) is 2.5 V<sub>DC</sub> to 5.0 V<sub>DC</sub> and the voltage at V<sub>REF</sub><sup>+</sup> cannot exceed V<sub>CC</sub> + 50 mV.

VREF<sup>-</sup> The negative voltage reference for the analog inputs. In order to maintain accuracy the voltage at this pin must not go below DGND and AGND by more than 50 mV or exceed 40% of V<sub>CC</sub> (for V<sub>CC</sub> = 5V, V<sub>REF</sub><sup>-</sup> (max) = 2V).

V<sub>CC</sub> The power supply pin. The operating voltage range of V<sub>CC</sub> is 4.75 V<sub>DC</sub> to 5.25 V<sub>DC</sub>. V<sub>CC</sub> should be bypassed with 10 μF and 0.1 μF capacitors to digital ground for proper operation of the A/D converter.

DGND, The digital and analog ground pins. In order to maintain accuracy the voltage difference between these two pins must not exceed 300 mV.

# 2.0 Functional Description

#### 2.1 DIGITAL INTERFACE

The ADC1034 and ADC1038 implement their serial interface via seven digital control lines. There are two clock inputs for the ADC1034/ADC1038. The SCLK controls the rate at which the serial data exchange occurs and the duration of the analog sampling time window. The CCI K controls the conversion time and must be continuously enabled. A low on  $\overline{\text{CS}}$  enables the rising edge of S<sub>CLK</sub> to shift in the serial multiplexer addressing data on the DI pin. The first three bits of this data select the analog input channel for the ADC1038 and the ADC1034 (see the Channel Addressing Tables). The following bit, R/L, selects the output data format (right-justified or left-justified) for the conversion to be started. With CS and OE low the DO pin is active (out of TRI-STATE) and the falling edge of S<sub>CLK</sub> shifts out the data from the previous analog conversion. When the first conversion is started the data shifted out on DO is erroneous as it depends on the state of the Parallel Load 16-Bit Shift Register on power up, which is unpredictable.

The ADC1031 implements its serial interface with only four control pins since it has only one analog input and comes in an eight pin mini-dip package. The  $S_{CLK}$ ,  $C_{CLK}$ ,  $\overline{CS}$  and  $\overline{DO}$  pins are available for the serial interface. The output data format cannot be selected and defaults to a left-justified format. The state of DO is controlled by  $\overline{CS}$  only.

#### 2.2 OUTPUT DATA FORMAT

When  $R/\bar{L}$  is low the output data format is left-justified; when high it is right-justified. When right-justified, six leading "0"s are output on DO before the MSB, and the complete conversion result is shifted out in 16 clock periods.

#### 2.3 CS HIGH DURING CONVERSION

With a continuous  $S_{CLK}$  input,  $\overline{CS}$  must be used to synchronize the serial data exchange. A valid  $\overline{CS}$  is recognized if it occurs at least 100 ns ( $t_{SET-UP}$ ) before the rising edge of  $S_{CLK}$ , thus causing data to be input on DI. If this does not

### 2.0 Functional Description (Continued)

occur there will be an uncertainty as to which SCIK rising edge will clock in the first bit of data. CS must remain low during the complete I/O exchange. Also, OE needs to be low if data from the previous conversion needs to be ac-

#### 2.3 CS LOW CONTINUOUSLY

Another way to accomplish synchronous serial communication is to tie CS low continuously and use SARS and SCLK to synchronize the serial data exchange. S<sub>CLK</sub> can be disabled low during the conversion time and enabled after SARS goes low. With CS low during the conversion time a zero will remain on DO until the conversion is completed. Once the conversion is complete, the falling edge of SARS will shift out on DO the MSB before SCLK is enabled. This MSB would be a leading zero if right-justified or D9 if left-justified. The rest of the data will be shifted out once SCIK is enabled as discussed previously. If CS goes high during the conversion sequence DO is put into TRI-STATE, and the conversion result is not affected so long as CS remains high until the end of the conversion.

#### 2.4 TYING S<sub>CLK</sub> and C<sub>CLK</sub> TOGETHER

SCLK and CCLK can be tied together. The total conversion time will increase because the maximum clock frequency is now 1 MHz. The timing diagrams and the serial I/O exchange time (10 S<sub>CLK</sub> cycles) remain the same, but the conversion time (T<sub>C</sub> = 41 C<sub>CLK</sub> cycles) lengthens from a minimum of 14  $\mu$ s to a minimum of 41  $\mu$ s. In the case where  $\overline{CS}$ is low continuously, since the applied clock cannot be disabled, SARS must be used to synchronize the data output on DO and initiate a new conversion. The falling edge of SARS sends the MSB information out on DO. The next rising edge of the clock shifts in MUX address bit A2 on DI. The following clock falling edge will clock the next data bit of information out on DO. A conversion will be started after MUX addressing information has been loaded in (3 more clocks) and the analog sampling time (4.5 clocks) has elapsed. The ADC1031 does not have SARS. Therefore, CS cannot be left low continuously on the ADC1031.

### 3.0 Analog Considerations

#### 3.1 THE INPUT SAMPLE AND HOLD

The ADC1031/4/8's sample/hold capacitor is implemented in its capacitive ladder structure. After the channel address is received, the ladder is switched to sample the proper analog input. This sampling mode is maintained for 4.5 SCLK cycles after the multiplexer addressing information is loaded in. For the ADC1031/4/8, the sampling of the analog input starts on S<sub>CLK</sub>'s 4th rising edge.




FIGURE 1. Analog Input Model

An acquisition window of 4.5 S<sub>CLK</sub> cycles is available to allow the ladder capacitance to settle to the analog input voltage. Any change in the analog voltage before or after the acquisition window will not effect the A/D conversion result

In the most simple case, the ladder's acquisition time is determined by the  $R_{on}$  (9 k $\Omega$ ) of the multiplexer switches, the CS1 (3.5 pF) and the total ladder (CL) and stray (CS2) capacitance (48 pF). For large source resistance the analog input can be modeled as an RC network as shown in Figure 1. The values shown yield an acquisition time of about 3 µs for 10 bit accuracy with a zero to a full scale change in the reading. External source resistance and capacitance will lengthen the acquisition time and should be accounted for.

The curve "Signal to Noise Ratio vs Output Frequency" (Figure 2) gives an indication of the usable bandwidth of the ADC1031/ADC1034/ADC1038. The signal to noise ratio of an ideal A/D is the ratio of the RMS value of the full scale input signal amplitude to the value of the total error amplitude (including noise) caused by the transfer function of the A/D. An ideal 10 bit A/D converter with a total unadjusted error of 0 LSB would have a signal to noise ratio of about 62 dB, which can be derived from the equation:


$$S/N = 6.02(N) + 1.8$$

where S/N is in dB and N is the number of bits. Figure 2 shows the signal to noise ratio vs. input frequency of a typical ADC1031/4/8 with 1/2 LSB total unadjusted error. The dotted lines show signal-to-noise ratios for an ideal (noiseless) 10 bit A/D with 0 LSB error and an A/D with a 1 LSB

The sample-and-hold error specifications are included in the error and timing specifications of the A/D. The hold step and gain error sample/hold specs are taken into account in the ADC1031/4/8's total unadjusted error specification, while the hold settling time is included in the A/D's maximum conversion time specification. The hold droop rate can be thought of as being zero since an unlimited amount of time can pass between a conversion and the reading of data. However, once the data is read it is lost and another conversion is started.

#### 3.2 INPUT FILTERING

Due to the sampling nature of the analog input, transients will appear on the input pins. They are caused by the ladder capacitance and internal stray capacitance charging current flowing into V<sub>IN</sub>. These transients will not degrade the A/D's performance if they settle out within the sampling window. This will occur if external source resistance is kept to a mini-




TL/H/10556-19


FIGURE 2. ADC1031/4/8 Signal to Noise Ratio vs Input Frequency

### 3.0 Analog Considerations (Continued)


#### External Reference 2.5V Full Scale



#### Power Supply as Reference



#### Input Not Referred to GND



TL/H/10556-22

\*Current path must still exist from ViN(-) to around


FIGURE 3. Analog Input Options

### 3.3 REFERENCE AND INPUT


The two V<sub>REF</sub> inputs of the ADC1031/4/8 are fully differential and define the zero to full-scale input range of the A to D converter. This allows the designer to easily vary the span of the analog input since this range will be equivalent to the voltage difference between VREF+ and VREF-. By reducing V<sub>REF</sub> (V<sub>REF</sub> = V<sub>REF</sub> + - V<sub>REF</sub> -) to less than 5V, the sensitivity of the converter can be increased (i.e., if V<sub>RFF</sub> = 2V then 1 LSB = 1.95 mV). The input/reference arrangement also facilitates ratiometric operation and in many cases the chip power supply can be used for transducer power as well as the V<sub>REF</sub> source.

This reference flexibility lets the input span not only be varied but also offset from zero. The voltage at V<sub>BFF</sub> - sets the input level which produces a digital output of all zeros. Though V<sub>IN</sub> is not itself differential, the reference design allows nearly differential-input capability for many measurement applications. Figure 3 shows some of the configurations that are possible.


### **Power Supply Bypassing**



TL/H/10556-23



TL/H/10556-24



TL/H/10556-25

### Zero-Shift and Span-Adjust (2V $\leq$ V<sub>IN</sub> $\leq$ 4.5V)

