- 80 mA x 16 Bits and 120 mA x 8 Bits Drive Capability and Output Counts
- 5 mA to 80 mA/10 mA to 120 mA Constant Current Output Range
- Constant Currency Accuracy of ±4% (Maximum Error Between Bits)
- Constant Current Output Terminals
 - 0.4 V (Output Current 0 to 40 mA)
 - 0.7 V (Output Current 40 to 80 mA)
- 256 Gray Scale Display With Pulse Width Control 256 Steps
- Brightness Adjustment
 - Output Current Adjustment for 32 Steps (Adjustment for Brightness Deviation Between LEDs)
 - 8 Steps Brightness Control by 8 Times Speed Gray Scale Control Clock (Brightness Adjustment for Panel)

- Protection
 - WDT Function
 - TSD Function
- Clock Synchronized 8-Bit Parallel Input
- Anode Common LED Type Applied
- CMOS Input Signal Level (Schmitt-Triggered Input for All Input Terminals)
- 4.5 V to 5.5 V Power Supply Voltage
- 15 V Maximum Output Voltage
- 15 MHz Maximum Data Transfer Rate
- 8 MHz Maximum Gray Scale Clock Frequency
- –20°C to 85°C Operating Free-Air Temperature Range
- 100-Pin HTQFP Package (PD = 4.7 W, T_A = 25°C)

description


The TLC5903 is a constant current driver that incorporates shift register, data latch, and constant current circuitry with an adjustable current value and a 256 gray scale display that uses pulse width control. The output current can be selected at a maximum of 80 mA with 16 bits or 120 mA with 8 bits. The current value of the constant current output is set by one external register. After this device is mounted on a printed-circuit board (PCB), the brightness deviation between LEDs (ICs) can be adjusted by using an external data input. The brightness control for the panel can be adjusted using the brightness adjustment circuitry. Moreover, the device incorporates watchdog timer (WDT) circuitry, which turns the constant current output off when the scan signal is stopped during the dynamic scanning operation, and thermal shutdown (TSD) circuitry, which turns the constant current output off when the junction temperature exceeds the limit.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.




HTQFP PACKAGE (TOP VIEW)






functional block diagram






functional block diagram for shift register and data latch







equivalent input and output schematic diagrams




DOUT (0-7), GSOUT, BOUT







OUTn





Terminal Functions

| TERMINAL | | | | | | | | |
|----------------|---|-----|---|--|--|--|--|--|
| NAME | NO. | 1/0 | DESCRIPTION | | | | | |
| BC_ENA | 85 | I | Brightness control enable. When BC_ENA is low, the brightness control function is disabled. At this time, the brightness control latch is reset to 1Fh. Output current value is 100% of the setting value by an external resistor and the frequency division ratio of GSCLK is 1/1. | | | | | |
| BLANK | 68 | I | Blank (Light off). When BLANK is high, all the output of the constant current driver is turned off. All the output is turned on (LED on) synchronizing to the falling edge of GCLK after the next rising edge of GCLK when BL | | | | | |
| BOUT | 57 | 0 | Blank signal delay. BOUT is output with an addition of delay time to BLANK. | | | | | |
| CONDUCTIVE PAD | package surface | | Heat sink pad | | | | | |
| DCLK | 65 | I | Clock input for data transfer. The input data of DIN is synchronized to the rising edge of DCLK, and transferred to DOUT. DCLK is valid at the rising edge after ENABLE goes low. | | | | | |
| DIN7-DIN0 | 70,71,72,73, 76,77,78,79 | I | Input for shift register for both gray scale data and brightness control. It is 8 bits parallel data. | | | | | |
| DOUT0-DOUT7 | 47,48,49,51, 52,53,54,55 | 0 | Output for shift register for both gray scale data and brightness control. | | | | | |
| DOWN | 60 | 0 | Shutdown. DOWN is configured as an open collector. It goes low when the constant current output is shut down by the WDT or TSD function. | | | | | |
| ENABLE | 64 | I | Data transfer enable. When ENABLE is high, data is not transferred. | | | | | |
| GNDANA | 43 | | Analog ground. (Internally connected to GNDLOG and GNDLED) | | | | | |
| GNDLED | 5,10,15,20,29, 36,90,96 | | LED driver ground (Internally connected to GNDANA and GNDLOG) | | | | | |
| GNDLOG | 84 | | Logic ground. (Internally connected to GNDANA and GNDLED) | | | | | |
| GSCLK | 69 | I | Clock input for gray scale. The gray scale display is accomplished by lighting the LED until the number of GSCLK counted is equal to the data latched. | | | | | |
| GSOUT | 56 | 0 | Clock delay for gray scale. GSOUT is output with the addition of delay time to GSCLK | | | | | |
| IREF | 40 | ı | Constant current control setting. LED current is set to the desired value by connecting an external resistor between IREF and GND. The 38 times current is compared to current across an external resistor sink on the output terminal. | | | | | |
| LATCH | 61 | I | Latch. When LATCH is high, data on the shift register goes through latch. When LATCH is low, data is latched. Accordingly, if data on the shift register is changed during LATCH high, this new value is latched. | | | | | |
| MODE | 83 | 1 | 8/16 bits select. When MODE is high, 16 bits output is selected. When MODE is low, 8 bits output is selected. | | | | | |
| OUT0-OUT15 | 87,93,94,100, 3,7,8,12,13,17, 18,22,26,32, 33,39 | 0 | Constant current output | | | | | |
| PVCC | 41 | | LED driver power supply voltage | | | | | |
| RSEL | 66 | ı | Shift register latch switching. When RSEL is low, the shift register and latch for gray scale are selected. When RSEL is high, the shift register and latch for brightness control are selected. | | | | | |
| TEST1, TEST2 | 88,38 | I | TEST. Factory test terminal. TEST should be connected to GND for normal operation. | | | | | |
| TS_ENA | 80 | I | TSD (Thermal shutdown) enable. When TS_ENA is high, TSD is enabled. When TS_ENA is low, TSD is disabled. | | | | | |
| VCCANA | 45 | | Analog power supply voltage | | | | | |
| VCCLOG | 81 | | Logic power supply voltage | | | | | |
| WD_CAP | 42 | I | WDT detection time adjustment. The capacitor for WDT detection time adjustment is conbetween WD_CAP and GND. When WD_CAP is directly connected to GND, the WDT full is disabled. | | | | | |
| WDT | 62 | ı | WDT scan input. By applying a scan signal to this terminal, the scan signal can be monitored and constant current output can be turned off. LED is protected from damage from burning when the scan signal is stopped during the constant period. The scan signal should be applied to this terminal by connecting WD_CAP to GND even though no WDT function is used. | | | | | |



Function Tables

Truth Table (Data)

| BC_ENA | ENABLE | DCLK | RSEL | LATCH | MODE | DOUT0 – DOUT7 | OPERATION/FUNCTION |
|--------|--------|----------|------|-------|------|---|--|
| L | Х | Х | Х | Х | Х | No change | Data latch for brightness control is set to 1Fh. |
| Х | Н | Х | Х | Х | Х | No change | Data transfer for gray scale and brightness control does not occur. |
| Х | L | 1 | Н | Х | Х | Shift register for brightness control | Data of DIN0 to DIN7 is clocked into the shift register for brightness control. |
| Х | L | | L | Х | Н | Data for shift register before 16 bytes (written before 16 times) | Data of DIN0 to DIN7 is clocked into the first byte of the shift register for gray scale data. |
| Х | L | ↑ | L | Х | L | Shift register for gray scale before 8 bytes (written before 8 times) | Data of DIN0 to DIN7 is clocked into the first byte of the shift register for gray scale data. |
| Н | Х | Х | Н | Н | Х | No change | Shift register for brightness control goes through data latch for brightness control. |
| Х | Х | Х | L | Н | Х | No change | Shift register for gray scale goes through data latch for gray scale. |
| Н | Х | Х | Х | L | Х | No change | The value for shift register selected by RSEL is latched. |

Truth Table (Display/Protection)

| Tall Table (Display) Total College | | | | | | | | |
|------------------------------------|----------|------|-----|-----------|--------|--|------|--|
| BLANK | GSCLK | MODE | WDT | WD_CAP | TS_ENA | OUT0~15 | DOWN | OPERATION/ FUNCTION |
| Н | Х | Х | Х | Х | Х | Off | Hi–Z | |
| L | ↓ | Н | X | Х | Х | 16 bits operation mode. The output is turned on if all the gray scale data is not zero on the falling edge of GCLK after next rising edge of GCLK when BLANK goes from high to low. Each output turns off on the falling edge of GSCLK, corresponding to each gray scale data. | Hi–Z | |
| L | \ | L | × | X | Х | 8 bits operation mode. The output is turned on if all the gray scale data is not zero on the falling edge of GCLK after next rising edge of GCLK when BLANK goes from high to low. Each output turns off on the falling edge of GSCLK corresponding to each gray scale data. | Hi–Z | |
| L | х | Х | CLK | capacitor | Х | Turn off if the level of WDT is not changed within the time set by a capacitor connected to WD_CAP. | L | Recover when the level of WDT changes. |
| L | Х | Х | CLK | L | Х | WDT function is disabled. | Hi–Z | |
| L | Х | Х | CLK | Н | Х | WDT function is disabled. | Hi–Z | |
| L | Х | Х | Х | Х | Н | Turn off if junction temperature exceeds the limit. | L | Set TS_ENA to low for recovery |

SLLS383 - DECEMBER 1999

absolute maximum ratings (see Note 1)†

| Logic supply voltage, V _{CC(LOG)} | 0.3 V to 7 V |
|---|--------------------------------------|
| Supply voltage for constant current circuit, PV _{CC} | 0.3 V to 7 V |
| Analog supply voltage, V _{CC(ANA)} | –0.3 V to 7 V |
| Output current (DC), I _{OL(C)} ` | 90 mA |
| Input voltage range | 0.3 V to V _{CC(LOG)} 0.3 V |
| Output voltage range, V _{O(OUTn)} , V _{O(BOUT)} and V _{O(GSOUT)} | –0.3 V to V _{CC(LOG)} 0.3 V |
| Output voltage range, V _{O(OUTn)} and V _{O(DOWN)} | |
| Continuous total power dissipation at (or below) T _A = 25°C (see Note 2) | 4.7 W |
| Operating free air temperature range, T _A | –20°C to 85°C |
| Storage temperature range, T _{stg} | –55°C to 150°C |

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

dc characteristics over recommended ranges of operating free-air temperature, $V_{CC(LOG)} = V_{CC(ANA)} = PV_{CC} = 4.5 \text{ V to } 5.5 \text{ V (unless otherwise noted)}$

| PARAMETER | TEST CONDITIONS | MIN | NOM | MAX | UNIT |
|--|---|--------------------------|-----|--------------|------|
| Logic supply voltage, V _{CC(LOG)} | | 4.5 | 5 | 5.5 | V |
| Supply voltage for constant current circuit, PVCC | | 4.5 | 5 | 5.5 | V |
| Analog power supply, VCC(ANA) | | 4.5 | 5 | 5.5 | V |
| Voltage between V _{CC} , V _(DEF1) (see Note 3) | V(DEF1) = VCC(LOG) - VCC(ANA) VCC(LOG) - PVCC, VCC(ANA) - PVCC | -0.3 | 0 | 0.3 | V |
| Voltage between GND, V(DEF2) (see Note 3) | V(DEF2) = GND(LOG) - GND(ANA) GND(LOG) - GNDLED, GND(ANA) - GND(LED) | -0.3 | 0 | 0.3 | V |
| High-level input voltage, VIH | | 0.8 V _{CC(LOG)} | | VCC(LOG) | V |
| Low-level input voltage, V _{IL} | | GND(LOG) | | 0.2 VCC(LOG) | V |
| High-level output current, IOH | V _{CC(LOG)} = 4.5 V, DOUT0 to DOUT7, BOUT, GSOUT | | | -1 | mA |
| Low-level output current, IOL | V _{CC(LOG)} = 4.5 V, DOUT0 to DOUT7, BOUT, GSOUT | | | 1 | IIIA |
| | V _{CC(LOG)} = 4.5 V, DOWN | | | 5 | mA |
| Constant output current, IOL(C) | OUT0 to OUT15 | 5 | | 80 | mA |

NOTE 3: Each voltage is supplied by a single power supply, not a separated power supply.



NOTES: 1. All voltage values are with respect to GNDLOG terminal.

^{2.} For operation above 25°C free-air temperature, derate linearly at the rate of 38.2 mW/°C.

recommended operating conditions (continued)

ac characteristics over recommended ranges of operating free-air temperature, $V_{CC(LOG)} = V_{CC(ANA)} = PV_{CC} = 4.5 \text{ V}$ to 5.5 V (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
|---|---|--|-----|-----|---------|
| DCI I/ alach fragues au f | At single operation | | | 15 | N 41 1- |
| DCLK clock frequency, f(DCLK) | At cascade operation | | | 10 | MHz |
| DCLK pulse duration (high or low level), tw(h)/tw(l) | | 20 | | | ns |
| | Frequency division ratio 1/1 | | | 8 | MHz |
| GSCLK clock frequency, f _(GSCLK) | Frequency division ratio 1/1, T _A = 25°C, VCC(LOG) = VCC(ANA) = PVCC = 5 V | | 15 | | MHz |
| GSCLK pulse duration (high or low level), $t_{W(h)}/t_{W(l)}$ | | 50 | | | ns |
| WDT clock frequency, f _(WDT) | | | | 5 | MHz |
| WDT pulse duration (high or low level), tw(h)/tw(l) | | 50 | | | ns |
| LAT pulse duration (high or low level) t _{W(h)} | LATCH | 50 | | | ns |
| Rise/fall time, t _r /t _f | | | | 100 | ns |
| Setup time, t _{SU} | DINn – DCLK LATCH – DCLK BLANK – GSCLK ENABLE – DCLK LATCH – GSCLK RSEL – DCLK RSEL – LATCH | 10 15 20 15 10 10 20 | | | ns |
| Hold time, t _n | DINn – DCLK LATCH – DCLK ENABLE – DCLK RSEL – DCLK RSEL – LATCH | 15 30 20 20 20 | | | ns |



electrical characteristics, MIN/MAX: $V_{CC(LOG)} = V_{CCANA} = PV_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, T_A = -20^{\circ}\text{C to } 85^{\circ}\text{C TYP: } V_{CC(LOG)} = V_{CC(ANA)} = PV_{CC} = 5 \text{ V}, T_A = 25^{\circ}\text{C (unless otherwise noted)}$


| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | |
|---------------------|---|---|-------------------|------|-----|------|--|
| VOH | High-level output voltage | I _{OH} = -1 mA, DOUT0 to DOUT7, GSOUT, BOUT | VCC(LOG) -0.5V | | | V | |
| VOL | Low-level output voltage | I _{OL} = 1 mA, DOUT0 to DOUT7, GSOUT, BOUT | | | 0.5 | V | |
| | · · · | I _{OL} = 5 mA DOWN | | | 0.5 | | |
| lį | Input current | $V_I = V_{CC(LOG)}$ or $GND(LOG)$ | | | ±1 | μΑ | |
| I(OG) | Supply current (logic) | Input signal is static, TS_ENA = H, WD_CAP = OPEN | | | 1 | mA | |
| I _(LOG) | - Supply current (logic) | Data transfer, DCLK = 15 MHz, GSCLK = 1 MHz | | 18 | 30 | IIIA | |
| 1/00/00 | Supply current (analog) | LED turns on, $R_{(IREF)} = 590 \Omega$ | | 3 | 5 | mA | |
| ^I (ANA) | Зирр іу сипені (апаюў) | LED turns off, $R_{(IREF)} = 590 \Omega$ | | 3 | 5 | IIIA | |
| | | $R_{(IREF)} = 1180 \Omega$, LED turn off | | 15 | 20 | | |
| | | $R(IREF) = 590 \Omega$, LED turn off | | 30 | 40 | mA | |
| I(PVCC) | Supply current (constant current driver) | $V_O = 1 \text{ V},$ $R_{(IREF)} = 1180 \Omega,$ 16 bits output turns on | | 25 | 35 | | |
| | | $V_O = 1 \text{ V}, \qquad R_{(IREF)} = 590 \Omega,$ 16 bits output turns on | | 50 | 70 | | |
| IOL(C1) | Constant output ourrent | $V_{O} = 1 \text{ V},$ $V_{(IREF)} = 1.24 \text{ V},$ $R_{(IREF)} = 1180 \Omega$ | 35 | 40 | 45 | mA | |
| I _{OL(C2)} | Constant output current | $V_{OUT} = 1 \text{ V},$ $V_{(IREF)} = 1.24 \text{ V},$ $R_{(IREF)} = 590 \Omega$ | 70 | 80 | 90 | mA | |
| l _{lkg} | Constant output leakage current | V_O = 15 V, $R_{(IREF)}$ = 590 Ω , LED turns off | | | 10 | μΑ | |
| ΔlOL(C) | Constant output current error between bit | $ \begin{array}{l} \text{VCC(LOG)} = \text{VCC(ANA)} = \text{PV}_{\text{CC}} = 5 \text{ V}, \\ \text{V(IREF)} = 1.24 \text{ V}, \qquad \text{R(IREF)} = 590 \ \Omega, \\ \text{All bits turns on,} \qquad \text{VO= 1 V} \\ \end{array} $ | | ±1% | ±4% | | |
| I∆OL(C1) | Changes in constant output current depend on supply voltage | V _(IREF) = 1.24 V | | ±1% | ±4% | V | |
| I∆OL(C2) | Changes in constant output current depend on output voltage | V(IREF) = 1.24 V, R (IREF) = 1180 Ω, 1 bit output turns on, V 0 = 1 V to 3 V | | ±1% | ±2% | V | |
| T _(tsd) | TSD detection temperature (thermal shutdown circuit) | Junction temperature | 150 | 160 | 170 | °C | |
| T _(wdt) | WDT detection time (watchdog timer circuit) | No external capacitor | 1 | 3 | 8 | ms | |
| V(IREF) | Voltage reference | BC_ENA = L, $R(IREF) = 590 \Omega$ | | 1.24 | | V | |





switching characteristics, $C_L = 15 pF$

| | PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT | | | |
|----------------|------------------------|-----------------|-----|-----|-----|------|--|--|--|
| | | DOUT | | 12 | 30 | | | | |
| ļ. | Rise time | OUT | | 250 | | | | | |
| t _r | Rise time | GSOUT | | 13 | 30 | ns | | | |
| | | BOUT | | 13 | 30 | | | | |
| | | DOUT | | 8 | 20 | | | | |
| ļ., | Fall time | OUT | | 150 | | | | | |
| tf | Fall time | GSOUT | | 10 | 25 | ns | | | |
| | | BOUT | | 10 | 25 | | | | |
| | | OUTn+1 – OUTn | | 8 | 15 | | | | |
| | | BLANK ↑ – OUT0 | | 350 | 500 | | | | |
| . | Dropogation delay time | GSCLK ↓ – OUT0 | | 350 | 500 | | | | |
| ^t d | Propagation delay time | DCLK ↑ – DOUT | 15 | 30 | 50 | ns | | | |
| | | GSCLK - GSOUT | 10 | 25 | 50 | | | | |
| | | BLANK – BOUT | 10 | 25 | 50 | | | | |

timing requirements







constant current output selection by user (80 mA \times 16 bits or 120 mA \times 8 bits)

When the MODE terminal is set to high, the output is selected as 80 mA \times 16 bits. When the MODE terminal is set to low, the output is selected as 120 mA \times 8 bits. By this setting, the internal shift register and latch are changed. Note that two constant output terminals, such as OUT0 to OUT1 and OUT2 to OUT3, should be tied when the 8-bits output is selected.

| MODE | OUTPUT | | | |
|------|-----------------|--|--|--|
| Н | 80 mA x 16 bits | | | |
| L | 120 mA x 8 bits | | | |

setting for constant current value

On the constant current output terminals (OUT0 to OUT15), approximately 38 times the current which flows through the external resistor, $R_{(IREF)}$ (connected between IREF and GND), can flow. The external resistor value is calculated using the following equation:

$$\frac{I_{(OUTn)}(mA) \cong 38 \times 1.24(V)}{R_{(IREF)}(k\Omega)}$$
 (1)

More current flows if IREF is connected directly to GND.

shift register latch for gray scale data

The shift register latch for the gray scale data is configured with 8×8 bits each at the 8 bit mode, and configured with 16 x 8 bits each at the 16-bit mode. By setting RSEL to low, the shift register latch for the gray scale data is selected. The data structure shows that DIN0 corresponds to LSB, and DIN7 to MSB. This results in $2^8 = 256$ steps gray scale. The latched data is compared to GSCLK (clock for gray scale) counts, and the constant current output continues to turn on until these values are equal.

shift register latch for brightness control

The shift register latch for brightness control is 1×8 bits each. The data input terminal and latch terminal are common to the shift register latch for the gray scale data. By setting RSEL to low, the shift register latch for the gray scale data is selected, and by setting RSEL to high, the shift register latch for brightness control is selected. If the brightness control function is not used, the BC_ENA terminal should be pulled low. Since the brightness control latch is reset to the initial value of 00011111h, it is not necessary to write data to the shift register latch for brightness control. When power is up, latch data is undetermined. Data should be written to the shift register latch when the brightness control function is used. Also, rewriting the latch value for brightness control is inhibited when the LED is turned on.

| RSEL | SHIFT REGISTER LATCH SELECTED |
|------|---|
| L | Shift register latch for gray scale data |
| Н | Shift register latch for brightness control |



write data to both shift register latches

The shift register latch is selected using the RSEL terminal. The data input method is the same for both shift register latches. The data is applied to DIN0 to DIN7 input terminal in 8-bits data and transferred synchronizing to DCLK. The data of DIN0 to DIN7 is transferred by the directions from OUT0 to OUT15 synchronizing to DCLK. The shift register for brightness control is 1-bit length resulting in one time of DCLK input. The shift register for the gray scale data is 8-bits length at 8-bit mode resulting in eight times DCLK, and the 16-bit length at 16-bit mode results in 16 times the DCLK input. At the number of DCLK input for each case, output data appears on DOUT0 to DOUT7. When LATCH goes from low to high, data is latched internally. Then, when LATCH goes low, data is held. RSEL switching should be done when DCLK and LATCH are low.

brightness control latch configuration

The brightness control latch is configured as DIN0 corresponds to LSB, and DIN7 to MSB. The lower 5 bits are assigned for output current adjustment, and the upper 3 bits are for a frequency division ratio setting of GSCLK.

| DIN7 | DIN6 | DIN5 | DIN4 | DIN3 | DIN2 | DIN1 | DIN0 |
|---|------|------|------|------|----------------------|------|------|
| MSB | | | | | | | LSB |
| 0† | 0 | 0 | 1 | 1 | 1 | 1 | 1 |
| Frequency division ratio setting of GSCLK | | | | Οι | ıtput current settii | ng | |

[†]BC_ENA is low.

output current adjustment – brightness adjustment between ICs

By using the lower 5 bits of the brightness control latch, the output current can be adjusted in 32 steps. When the output current is set to 100% of the external resistor at 11111h of the latched value, it is adjusted as 1 step or 32 steps of 1.6% current ratio between 100% and 51.6%. By using this function, the brightness control between modules (ICs) can be adjusted, sending the desired data externally even if ICs are mounted on a PCB. When BC_ENA is pulled low, the latch is reset to the initial value of 00011111h, and the output current is set to 100%.

| CODE | CURRENT RATIO (%) | 20 (mA) | 80 (mA) | V _{IREF} (TYP) |
|---------------|-------------------|---------|---------|-------------------------|
| MSB 00000 LSB | 51.6 | 10.3 | 41.3 | 0.64 |
| | | | | |
| | | | | |
| | · | | • | |
| | • | • | • | • |
| 11110 | 98.4 | 19.7 | 78.7 | 1.22 |
| 11111† | 100 | 20.0 | 80.0 | 1.24 |

[†]BC_ENA is low.

frequency division ratio setting for GSCLK(clock for gray scale) – panel brightness adjustment

By using the upper 3 bits of the brightness control latch, GSCLK can be divided into a frequency division ratio of 1/1 to 1/8. If GSCLK is set to 8 times the speed of the frequency $(256 \times 8 = 2048)$ during the horizontal scanning time, the brightness can be adjusted to 8 steps by selecting the frequency division ratio. Thus, the total panel brightness can be adjusted at once and applied to the brightness of day or night. When BC_ENA is pulled low, GSCLK is not divided. When BC_ENA is pulled high, the brightness can be adjusted as shown in the following table.



frequency division ratio setting for GSCLK(clock for gray scale) – panel brightness adjustment (continued)

| CODE | FREQUENCY DIVISION RATIO | RELATIVE BRIGHTNESS RATIO (%) |
|--------------------------|--------------------------|-------------------------------|
| MSB 000 LSB [†] | 1/1 | 12.5 |
| 001 | 1/2 | 25.0 |
| 010 | 1/3 | 37.5 |
| 011 | 1/4 | 50.0 |
| 100 | 1/5 | 62.5 |
| 101 | 1/6 | 75.0 |
| 110 | 1/7 | 87.5 |
| 111 | 1/8 | 100 |

[†]BC_ENA is low.

constant output current operation

The constant current output turns on (sink constant current) if all the gray scale data latched into the gray scale latch is not zero on the falling edge of GCLK after the next rising edge of GCLK when BLANK goes from high to low. After that, the number of the falling edge is counted by the 8-bit gray scale counter. Output counted that corresponds to the gray scale data is turned off (stop to sink constant current). If the shift register for gray scale is updated during LATCH high, data on the gray scale data latch is also updated, affecting the number of gray scale constant current output. Accordingly, during the on state of constant current output, LATCH is kept to low and the gray scale data latch is held. When unconnected constant current output terminals exist, the operation is complete after writing zero (data for LED turn off) to the corresponding gray scale data latch. If this action is not completed, the supply current (I_(PVCC)) in the constant current driver portion increases.


protection

This device incorporates WDT and TSD functions. In the WDT or TSD functions, the current output is stopped (Logic portion is still operating). By monitoring the $\overline{\text{DOWN}}$ terminal, these failures are detected immediately. Since $\overline{\text{DOWN}}$ output is configured as an open collector, outputs of multiple ICs are brought together.

WDT

When the scan signal is stopped during a fixed period in the dynamic scanning operation, the constant current output is turned off, preventing the LED from burning damage. The time detected can be set using the external capacitor(C1). The typical value is approximately 3 ms without a capacitor, 33 ms with a 1000 pF capacitor, and 300 ms with a 0.01 μ F capacitor. Once the scan signal is applied again, the abnormal status is released and normal operation is resumed. During static operation, the WDT function is disabled, connecting WD_CAP to GND. The scan signal should be applied to the WDT terminal even though the WDT function is not used.








Figure 2. WDT Usage Example

Figure 1. WDT Operational Time

TSD (thermal shutdown)

When the junction temperature exceeds the limit, TSD functions and turns the constant current output off. When TSD is used, TS_ENA is pulled high. When TSD is not used, TS_ENA is pulled low. To recover to normal operation, the power supply is turned off or TS_ENA is pulled low.

noise reduction

concurrent switching noise reduction

The concurrent switching noise has the potential to occur when multiple outputs turn on or off at the same time. To prevent this noise, the device has delay output terminals such as GSOUT, BOUT for GSCLK, and BLANK respectively. Connecting these outputs to the GSCLK and BLANK terminals of the next stage IC allows differences in the switching time between ICs to be made. When GSCLK is output to GSOUT through the device, duty is changed, so that the number of stages to be connected will be limited to a maximum of 10 at GSCLK = 4 MHz.

output slope

The on and off time of the constant current output at an output current of 80 mA is approximately 150 ns and 250 ns respectively. It is effective in reducing the concurrent switching noise that occurs when multiple outputs turn on or off at the same time.

delay between constant current output

The constant current output has a delay time of approximately 5 ns by two outputs. This means approximately 35 ns delay time exists between OUT0 and OUT15. This time difference by delay is effective for reduction of concurrent switching noise as well as output slope. This delay time has the same value at 8-bits or 16-bits operation mode.



noise reduction (continued)

power supply

VCCLOG, VCCANA, and PVCC are supplied by a single power supply to minimize voltage differences between these terminals.


The bypass capacitor is located between power supply and GND to eliminate the variation of power supply voltage.

GND

Although GNDLOG, GNDANA, and GNDLED are internally tied together, these terminals should be externally connected to reduce noise influence.

heat sink pad

The heat sink pad should be connected to GND to eliminate the noise influence since it is connected to the bottom side of the IC chip. Also, the desired thermal effect is obtained by connecting this pad to the PCB pattern with better thermal conductivity.



NOTES: A. IC is mounted on PCB.


PCB size: $102 \times 76 \times 1.6$ [mm³], four layers with internal two layer having plane. The thermal pad is soldered to PCB pattern of 10 mm^2 . For operation above 25° C free-air temperature, derate linearly at the rate of $38.2 \text{ mW}/^{\circ}$ C.

VCCLOG = VCCANA = PVCC = 5 V, $I_{OL(C)} = 80 \text{ mA}$, I_{CC} is typical value

B. Consider thermal characteristics when selecting the material for the PCB, since the temperature will rise around the thermal pad.

Figure 3. Power Rating - Free Temperature Range






$$\begin{split} \text{Conditions: V}_{O} \ = \ 1 \ \text{V, V}_{(IREF)} \ = \ 1.24 \ \text{V} \\ \\ I_{OL(C)}(mA) \ \neq \ \frac{V_{(IREF)}(V)}{R_{(IREF)}(k\Omega)} \times \ 38 \\ \\ R_{(IREF)}(k\Omega) \ \neq \ \frac{47}{I_{OL(C)}(mA)} \end{split}$$

NOTE: The output current is at 16 bit output.

When at 8-bit output, it will be the sum current of two outputs. This sum current should be set up with the range of 10 mA to 120 mA. The resistor, $R_{(IRF)}$, should be located as close as possible to IREF terminal to eliminate the noise influence.

Figure 4. Current on Constant Current Output vs External Resistor




NOTE: VCCLOG = VCCANA = PVCC = 5 V, TA = 25°C.


Figure 5. Current on Constant Current Output vs Voltage Applied To Constant Current Output Terminal

RSEL

SLLS383 – DECEMBER 1999

Figure 6. Timing Diagram (Shift Register for Gray Scale Data)






MECHANICAL DATA

PZP (S-PQFP-G100)

PowerPAD™ PLASTIC QUAD FLATPACK



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion.
- D. The package thermal performance may be enhanced by bonding the thermal pad to an external thermal plane.

 This pad is electrically and thermally connected to the backside of the die and possibly selected leads. The dimensions of the thermal pad are 2 mm × 2 mm (maximum). The pad is centered on the bottom of the package.
- E. Falls within JEDEC MS-026

PowerPAD is a trademark of Texas Instruments Incorporated.





PACKAGE OPTION ADDENDUM

30-Mar-2005

PACKAGING INFORMATION

| Orderable Device | Status ⁽¹⁾ | Package Type | Package Drawing | Pins Package Qty | Eco Plan ⁽²⁾ | Lead/Ball Finish | MSL Peak Temp ⁽³⁾ |
|------------------|-----------------------|-----------------|--------------------|---------------------|-------------------------|------------------|------------------------------|
| TLC5903PZP | OBSOLETE | HTQFP | PZP | 100 | TBD | Call TI | Call TI |

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

| Products | | Applications | |
|------------------|------------------------|--------------------|---------------------------|
| Amplifiers | amplifier.ti.com | Audio | www.ti.com/audio |
| Data Converters | dataconverter.ti.com | Automotive | www.ti.com/automotive |
| DSP | dsp.ti.com | Broadband | www.ti.com/broadband |
| Interface | interface.ti.com | Digital Control | www.ti.com/digitalcontrol |
| Logic | logic.ti.com | Military | www.ti.com/military |
| Power Mgmt | power.ti.com | Optical Networking | www.ti.com/opticalnetwork |
| Microcontrollers | microcontroller.ti.com | Security | www.ti.com/security |
| | | Telephony | www.ti.com/telephony |
| | | Video & Imaging | www.ti.com/video |
| | | Wireless | www.ti.com/wireless |

Mailing Address: Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2005, Texas Instruments Incorporated