

Dual 12-Bit Double-Buffered Multiplying CMOS D/A Converter

DAC8222


FEATURES

Two Matched 12-Bit DACs on One Chip
Direct Parallel Load of All 12 Bits for High Data
Throughput
Double-Buffered Digital Inputs
12-Bit Endpoint Linearity (±1/2 LSB) Over Temperature
+5 V to +15 V Single Supply Operation
DACs Matched to 1% Max
Four-Quadrant Multiplication
Improved ESD Resistance
Packaged in a Narrow 0.3" 24-Lead DIP and 0.3"
24- Lead SOL Package
Available in Die Form

APPLICATIONS

Automatic Test Equipment Robotics/Process Control/Automation Digital Gain/Attenuation Control Ideal for Battery-Operated Equipment

FUNCTIONAL DIAGRAM



GENERAL DESCRIPTION

The DAC8222 is a dual 12-bit, double-buffered, CMOS digital-to-analog converter. It has a 12-bit wide data port that allows a 12-bit word to be loaded directly. This achieves faster throughput time in stand-alone systems or when interfacing to a 16-bit processor. A common 12-bit input TTL/CMOS compatible data port is used to load the 12-bit word into either of the two DACs. This port, whose data loading is similar to that of a RAM's write cycle, interfaces directly with most 12-bit and 16-bit bus systems. (See DAC8248 for a complete 8-bit data bus interface product.) A common bus allows the DAC8222 to be packaged in a narrow 24-lead 0.3" DIP and save PCB space.

The DAC is controlled with two signals, \overline{WR} and \overline{LDAC} . With logic low at these inputs, the DAC registers become transparent. This allows direct unbuffered data to flow directly to either DAC output selected by \overline{DAC} \overline{A}/DAC B. Also, the DAC's

double-buffered digital inputs will allow both DACs to be simultaneously updated.

DAC8222's monolithic construction offers excellent DAC-to-DAC matching and tracking over the full operating temperature range. The chip consists of two thin-film R-2R resistor ladder networks, four 12-bit registers, and DAC control logic circuitry. The device has separate reference-input and feedback resistors for each DAC and operates on a single supply from +5 V to +15 V. Maximum power dissipation at +5 V using zero or $V_{\rm DD}$ logic levels is less than 0.5 mW.

The DAC8222 is manufactured with highly stable thin-film resistors on an advanced oxide-isolated, silicon-gate, CMOS technology. Improved latch-up resistant design eliminates the need for external protective Schottky diodes.

DAC8222* Product Page Quick Links

Last Content Update: 11/01/2016

Comparable Parts

View a parametric search of comparable parts

Documentation <a>□

Data Sheet

- DAC8222: Dual 12-Bit Double-Buffered Multiplying CMOS D/A Converter Data Sheet
- DAC8222: Military Data Sheet

Reference Materials <a> □

Solutions Bulletins & Brochures

• Digital to Analog Converters ICs Solutions Bulletin

Design Resources -

- DAC8222 Material Declaration
- · PCN-PDN Information
- Quality And Reliability
- · Symbols and Footprints

Discussions <a>□

View all DAC8222 EngineerZone Discussions

Sample and Buy -

Visit the product page to see pricing options

Technical Support <a> Image: Decided to the content of the content

Submit a technical question or find your regional support number

^{*} This page was dynamically generated by Analog Devices, Inc. and inserted into this data sheet. Note: Dynamic changes to the content on this page does not constitute a change to the revision number of the product data sheet. This content may be frequently modified.

DAC8222—SPECIFICATIONS

ELECTRICAL CHARACTERISTICS (@ $V_{DD} = +5 \text{ V or } +15 \text{ V}$, $V_{REFA} = V_{REFB} = +10 \text{ V}$, $V_{OUTA} = V_{OUTB} = 0 \text{ V}$; AGND = DGND = 0 V; $V_{AB} = V_{AB} =$

Parameter	Symbol	Conditions			Min	Тур	Max	Units
	Symbol	Conditions			141111	Тур	IVIAX	Cints
STATIC ACCURACY Resolution Relative Accuracy	N INL	Endpoint Linearity Erro		C8222A/E/G C8222F/H	12		± 1/2 ± 1	Bits LSB LSB
Differential Nonlinearity Full-Scale Gain Error ¹	DNL G _{FSE}	All Grades are Guarant DAC8222A/E DAC8222G DAC8222F/H	eed Mon	otonic			±1 ±1 ±2 ±4	LSB LSB LSB LSB
Gain Temperature Coefficient ΔGain/ΔTemperature Output Leakage Current	TCG_{FS}	(Notes 2, 7)				±2	±5	ppm/°C
I _{OUT A} (Pin 2), I _{OUT B} (Pin 24) Input Resistance	I_{LKG}	All Digital Inputs = 0000 0000 0000	$T_A = T_A$	= +25°C = Full Temp. Range	:	±5	±10 ±50	nA nA
(V _{REF A} , V _{REF B}) Input Resistance Match	$\frac{R_{REF}}{\Delta R_{REF}}$	(Note 9)			8	11 ±0.2	15 ±1	kΩ %
DIGITAL INPUTS Digital Input High	V _{INH}	$V_{DD} = +5 \text{ V}$ $V_{DD} = +15 \text{ V}$			2.4 13.5			V V
Digital Input Low Input Current	V _{INL}	$V_{DD} = +5 \text{ V}$ $V_{DD} = +15 \text{ V}$	т	= +25°C		±0.00	0.8 1.5 01 ±1	V V
Input Capacitance ²	I _{IN} C _{IN}	$V_{\rm IN}$ = 0 V or $V_{\rm DD}$ and $V_{\rm INL}$ or $V_{\rm INH}$ DB0-DB11 \overline{WR} , \overline{LDAC} , \overline{DAC} \overline{A}/D	T_A :	= Full Temp. Range	:	±0.00	±10 10 15	μΑ μΑ pF pF
POWER SUPPLY Supply Current	I_{DD}	All Digital Inputs V _{INL} All Digital Inputs 0 V o	or V _{INH}			10	2 100	mA μA
DC Power Supply Rejection Ratio $(\Delta Gain/\Delta V_{DD})$	PSRR	$\Delta V_{\rm DD} = \pm 5\%$	r v DD			10	0.002	%/%
AC PERFORMANCE CHARACT	TERISTIC:	S^2						
Propagation Delay ^{4, 5}	t_{PD}	$T_A = +25^{\circ}C$					350	ns
Current Settling Time ^{5, 6}	t _S	$T_A = +25^{\circ}C$ Digital Inputs = All 0s					1 90	μs pF
Output Capacitance	Co	C _{OUT A} , C _{OUT B}					90	pF
		Digital Inputs = All 1s					120	pF
		C _{OUT A} , C _{OUT B}					120	pF
AC Feedthrough at	FT_A	V _{REE A} to I _{OUT A} ; V _{REE A}	= 20 V	p-p;			-70	dB
$I_{OUT A}$ or $I_{OUT B}$		$f = 100 \text{ kHz}; T_A = +25^\circ$					-70	dB
	FT_B	$V_{REF B}$ to $I_{OUT B}$; $V_{REF B}$ f = 100 kHz; $T_A = +25^\circ$	= 20 V p	p-p;			−70 −70	dB dB
OWITCHING CHARACTERICT	_	1 - 100 KHZ, 1 _A - 123		**				ub
SWITCHING CHARACTERIST	1025,3		+25°C	$V_{\rm DD} = +5 \text{ V} -40^{\circ}\text{C to } +85^{\circ}\text{C}^{8}$	_55°C to ±1	25°C	$V_{\rm DD} = +15 \text{ V}$ All Temps ¹⁰	
DAC Select to	t _{AS}		150	180	210		60	ns min
Write Set-Up Time DAC Select to	t _{AS}		0	0	0		0	ns min
Write Hold Time LDAC to	t _{LS}		80	100	120		60	ns min
Write Set-Up Time LDAC to Write Hold Time	t _{LH}		20	20	20		20	ns min
Data Valid to Write Set-Up Time	t _{DS}		220	240	260		100	ns min
Data Valid to Write Hold Time	t _{DH}		0	0	0		10	ns min
Write Pulse Width LDAC Pulse Width	t _{WR}		130 100	160 120	170 130		90 60	ns min ns min

Specifications subject to change without notice.

 $^{^{1}}$ Measured using internal $R_{FB\,A}$ and $R_{FB\,B}$. Both DAC digital inputs = 1111 1111 1111.

²Guaranteed and not tested.

³See timing diagram.

⁴From 50% of digital input to 90% of final analog output current. $V_{REF\,A} = V_{REF\,B} = +10 \text{ V}$; OUT A, OUT B load = 100 Ω, $C_{EXT} = 13 \text{ pF}$. ⁵WR, $\overline{LDAC} = 0 \text{ V}$; DB0–DB11 = 0 V to V_{DD} or V_{DD} to 0 V.

⁶Settling time is measured from 50% of the digital input change to where the output voltage settles within 1/2 LSB of full scale.

⁸ These limits apply for the commercial and industrial grade products.

⁹ Absolute temperature coefficient is approximately +50 ppm/°C. ¹⁰ These limits also apply as typical values for V_{DD} = +12 V with +5 V CMOS logic levels and T_A = +25°C.

ABSOLUTE MAXIMUM RATINGS

Package Type	θ_{JA}^{1}	$\theta_{ m JC}$	Units
24-Lead Hermetic DIP (W)	69	10	°C/W
24-Lead Plastic DIP (P)	62	32	°C/W
24-Lead SOL (S)	72	24	°C/W


NOTE

 $^{1}\theta_{JA}$ is specified for worst-case mounting conditions, i.e., q_{JA} is specified for device in socket for Cerdip, and P-DIP packages; $_{JA}$ is specified for device soldered to printed circuit board for SO package.

CAUTION

- 1. Do not apply voltages higher than $V_{\rm DD}$ or less than GND potential on any terminal except $V_{\rm REF}$ and $R_{\rm FB}$.
- 2. The digital control inputs are Zener-protected; however, permanent damage may occur on unprotected units from high-energy electrostatic fields. Keep units in conductive foam at all times until ready to use.
- 3. Do not insert this device into powered sockets; remove power before insertion or removal.
- 4. Use proper antistatic handling procedures.
- 5. Devices can suffer permanent damage and/or reliability degradation if stressed above the limits listed under Absolute Maximum Ratings for extended periods.

PIN CONNECTIONS



NC = NO CONNECT

ORDERING GUIDE

Model	INL (LSB)	GFSE (LSB)	Temperature Range	Package Description	Package Option
DAC8222EW	±1/2	±1	−40°C to +85°C	Cerdip-24	Q-24
DAC8222GP	$\pm 1/2$	±2	0°C to +70°C	P-DIP-24	N-24
DAC8222BTC/883*	±1	±4	−55°C to +125°C	LCC-28	E-28A
DAC8222FW	±1	±4	−40°C to +85°C	Cerdip-24	Q-24
DAC8222FP	±1	±4	−40°C to +85°C	P-DIP-24	N-24
DAC8222FS	±1	±4	−40°C to +85°C	SOL-24	R-24

^{*}Consult factory for DAC8222/883 MIL-STD data sheet.

CAUTION


ESD (electrostatic discharge) sensitive device. Electrostatic charges as high as 4000 V readily accumulate on the human body and test equipment and can discharge without detection. Although the DAC8222 features proprietary ESD protection circuitry, permanent damage may occur on devices subjected to high energy electrostatic discharges. Therefore, proper ESD precautions are recommended to avoid performance degradation or loss of functionality.



REV. C _3_

DAC8222

DICE CHARACTERISTICS



DIE SIZE 0.124×0.132 inch, 16,368 sq. mils $(3.15 \times 3.55 \text{ mm}, 10.56 \text{ sq. mm})$

1. AGND	13. DB4
2. $I_{OUT A}$	14. DB3
3. R_{FBA}	15. DB2
4. $V_{REF A}$	16. DB1
5. DGND	17. DB0 (LSB)
6. DB11(MSB)	18. $\overline{DACA}/DACB$
7. DB10	19. <u>LDAC</u>
8. DB9	$20. \overline{WR}$
9. DB8	$21. V_{\mathrm{DD}}$
10. DB7	22. $V_{REF\ B}$
11. DB6	23. R _{FB B}
12. DB5	24. $I_{OUT B}$

Substrate (die backside) is internally connected to $V_{\rm DD}$.

WAFER TEST LIMITS (@ $V_{DD} = +5 \text{ V or } +15 \text{ V}, V_{REFA} = V_{REFB} = +10 \text{ V}, V_{OUTA} = V_{OUTB} = 0 \text{ V}; \text{ AGND} = \text{DGND} = 0 \text{ V}; T_A = +25^{\circ}\text{C})$

Parameter	Symbol	Conditions	DAC8222G Limit	Units
Relative Accuracy	INL	Endpoint Linearity Error	±1	LSB max
Differential Nonlinearity	DNL	All Grades are Guaranteed Monotonic	±1	LSB max
Full Scale Gain Error ¹	G_{FSE}	Digital Inputs = 1111 1111 1111	± 4	LSB max
Output Leakage	102	Digital Inputs = 0000 0000 0000	±50	nA max
(I_{OUTA}, I_{OUTB})	I_{LKG}	Pads 2 and 24		
Input Resistance				
(V_{REFA}, V_{REFB})	R_{REF}	Pads 4 and 22	8/15	k Ω max
Input Resistance Match	$\Delta R_{ m REF}$		±1	% max
	$\overline{R_{REF}}$			
Digital Input High	V _{INH}	$V_{\mathrm{DD}} = +5 \mathrm{V}$	2.4	V min
		$V_{\mathrm{DD}} = +15 \mathrm{V}$	13.5	V min
Digital Input Low	V_{INL}	$V_{DD} = +5 \text{ V}$	0.8	V max
		$V_{\mathrm{DD}} = +15 \mathrm{V}$	1.5	V min
Digital Input Current	I_{IN}	$V_{IN} = 0 \text{ V or } V_{DD}; V_{INL} \text{ or } V_{INH}$	± 1	μA max
Supply Current	$I_{ m DD}$	All Digital Inputs V _{INL} or V _{INH}	2	
		All Digital Inputs 0 V or V _{DD}	0.1	mA max
DC Supply Rejection $(\Delta Gain/\Delta V_{DD})$	PSR	$\Delta V_{\mathrm{DD}} = \pm 5\%$	0.002	%/% max

NOTES

Electrical tests are performed at wafer probe to the limits shown. Due to variations in assembly methods and normal yield loss, yield after packaging is not guaranteed for standard product dice. Consult factory to negotiate specifications based on dice lot qualification through sample lot assembly and testing.

4– REV. C

 $^{^{1}}$ Measured using internal $R_{FB\,A}$ and $R_{FB\,B}$.

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 1. Channel-to-Channel Matching (DAC A and B are Superimposed)




Figure 2. Differential Nonlinearity $vs. V_{REF}$




Figure 3. Differential Nonlinearity vs. V_{REF}




Figure 4. Nonlinearity vs. V_{REF}




Figure 5. Nonlinearity vs. V_{REF}




Figure 6. Nonlinearity vs. V_{DD}




Figure 7. Nonlinearity vs. Code (DAC A and B are Superimposed)




Figure 8. Nonlinearity vs. Code at T_A = -55° C, +25° C, +125° C for DAC A and B (All Superimposed)




Figure 9. Absolute Gain Error Changes vs. V_{REF}

REV. C _5_

DAC8222

TYPICAL PERFORMANCE CHARACTERISTICS




Figure 10. Full-Scale Gain Error vs. Temperature




Figure 11. Logic Input Threshold Voltage vs. Supply Voltage (V_{DD})




Figure 12. Supply Current vs. Temperature




Figure 13. Supply Current vs. Logic Input Voltage




Figure 14. Multiplying Mode Frequency Response vs. Digital Code




Figure 15. Output Leakage Current vs. Temperature




Figure 16. Analog Crosstalk vs. Frequency




Figure 17. Interface Timing vs. V_{DD}

-6- REV. C




Figure 18. Burn-In Circuit

PARAMETER DEFINITIONS RESOLUTION (n)

The resolution of a DAC is the number of states (2^n) into which the full-scale range (FSR) is divided (or resolved); where n is equal to the number of bits.

RELATIVE ACCURACY (INL)

Relative accuracy, or integral nonlinearity, is the maximum deviation of the analog output (from the ideal) from a straight line drawn between the end points. It is expressed in terms of least significant bit (LSB), or as a percent of full scale.

DIFFERENTIAL NONLINEARITY (DNL)

Differential nonlinearity is the worst case deviation of any adjacent analog output from the ideal 1 LSB step size. The deviation of the actual "step size" from the ideal step size of 1 LSB is called the differential nonlinearity error or DNL. DACs with DNL greater than ± 1 LSB may be nonmonotonic $\pm 1/2$ LSB INL guarantees monotonicity and ± 1 LSB maximum DNL.

GAIN ERROR (G_{ESE})

Gain error is the difference between the actual and the ideal analog output range, expressed as a percent of full-scale or in terms of LSB value. It is the deviation in slope of the DAC transfer characteristic from ideal.

See Orientation in Digital-to-Analog Converters Section of the current data book, for additional parameter definitions.

GENERAL CIRCUIT DESCRIPTION CONVERTER SECTION

The DAC8222 contains four 12-bit registers (two input registers and two DAC registers), two highly stable thin-film R-2R resistor ladder networks, and interface control logic circuitry. Also included are 24 single-pole, double-throw, NMOS transistor current switches.




Figure 19. Simplified Single DAC Circuit Configuration. (Switches Are Shown for All Digital Inputs at Zero)




Figure 20. N-Channel Current Steering Switch

Figure 19 shows a simplified circuit for the R-2R ladder network and transistor switches for one DAC. R is typically 11 k Ω . The transistor switches are binarily scaled in size to maintain a constant voltage drop across each switch. Figure 20 shows a single NMOS transistor switch.

The binary-weighted currents are switched between I_{OUT} and AGND by the N-channel MOS transistor switches. The selection between I_{OUT} and AGND is determined by the digital input code. It is important to note here that the voltage difference

REV. C __7_

DAC8222

between I_{OUT} and AGND terminals be as close to zero as practical in order to keep DAC errors to a minimum. This is normally done by connecting AGND to the noninverting input of an op amp and I_{OUT} to the inverting input. The DAC's internal resistor (R_{FB}) can be used for the feedback resistor by connecting the op amp's output directly to the DAC's R_{FB} terminal. The op amp also provides the current-to-voltage conversion for the DAC's output current. The output voltage is dependent on the DAC's digital input code and V_{REF} , and is given by:

$$V_{OUT} = -V_{REF} \times D/4096$$

where D is the digital input code integer number that is between 0 and 4095.

The DAC's input resistance, V_{REF} (Figure 19), is always equal to a constant value, R. This means that V_{REF} can be driven by a reference voltage or current, ac or dc (positive or negative). It is recommended that a low-temperature-coefficient external R_{FB} resistor be used if a current source is employed.

The DAC's output capacitance (C_{OUT}) is code dependent and varies from 90 pF (all digital inputs low) to 120 pF (all digital inputs high).

Figure 19 shows a transistor switch in series with the R-2R ladder terminating resistor and R_{FB} resistor. They were designed into the DAC to binarily match the ladder leg switches and improve power supply rejection and gain error temperature coefficient. The gates of these transistor switches are connected to $V_{\rm DD}$, so that an "open-circuit" exists when $V_{\rm DD}$ is not applied. This means that an op amp's output voltage will go to either "rail" if powered up before the DAC. Also, $R_{\rm FB}$ resistance cannot be measured without $V_{\rm DD}$ being applied.




Figure 21. Digital Input Structure For One Bit

DIGITAL SECTION

The DAC8222's digital inputs are CMOS inserters. They were designed to convert TTL and CMOS input logic levels into voltage levels to drive the internal circuitry. The digital inputs are TTL compatible at $V_{\rm DD}$ = +5 V and CMOS compatible at $V_{\rm DD}$ = +15 V. The DAC8222 can use +5 V CMOS logic levels with $V_{\rm DD}$ = +12 V; however, supply current will rise to approximately 5 mA–6 mA.

Figure 21 shows the DAC's digital input register structure for one bit. This circuit drives the DAC register. Digital controls ϕ and $\overline{\phi}$ shown are generated from \overline{DACA}/DAC B and \overline{WR} control signals.

As shown in Figure 21, these inputs are electrostatic-discharge protected with two internal distributed diodes; they are connected between $V_{\rm DD}$ and DGND. Each digital input has a typical input current of less than 1 nA.

When the digital inputs are in the region of +1.2 V to +2.8 V (peaking at +1.8 V) using a +5 V power supply or in the region of +1.7 V to +12 V (peaking at +3.9 V) with a +15 V power supply, the input register transistors are operating in their linear region and draw current from the power supply. It is therefore, recommended that the digital input voltages be as close to the supply rails (V_{DD} and DGND) as is practically possible to keep supply currents at a minimum. The DAC8222 may be operated with any supply voltage between the range of +5 V to +15 V.

INTERFACE CONTROL LOGIC

The DAC8222's input control logic circuitry is shown in Figure 22. Note how the \overline{WR} signal is used in conjunction with \overline{DAC} \overline{A} / DAC B to load data into either input register. \overline{LDAC} loads data from the input registers to the DAC register; the DAC's analog output voltage is determined by the data contained in each DAC register.

The truth table for the DAC registers is shown in the Mode Selection Table. Note how the input register is transparent when \overline{WR} is low and \overline{LDAC} is high, and that the DAC register is transparent when \overline{WR} is high and \overline{LDAC} is low (\overline{LDAC} updates the DAC's analog output voltage). The DAC is transparent from input to output when \overline{WR} and \overline{LDAC} are both low, and the DAC is latched (input and output is not being updated) when \overline{WR} and \overline{LDAC} are both high.




Figure 22. Input Control Logic

8 REV. C

Table I. Mode Selection

Digital Inputs			Register Status					
DAC A/B	\overline{WR}	LDAC	DAC A Input Register DAC Register		Input Register DA	C B DAC Register		
L	L	L	WRITE	WRITE	LATCHED	WRITE		
H	L	L	LATCHED	WRITE	WRITE	WRITE		
L	L	H	WRITE	LATCHED	LATCHED	LATCHED		
H	L	H	LATCHED	LATCHED	WRITE	LATCHED		
X	H	L	LATCHED	WRITE	LATCHED	WRITE		
X	H	H	LATCHED	LATCHED	LATCHED	LATCHED		

L = Low, H = High, X = Don't Care

INTERFACE CONTROL LOGIC

DAC A/DAC B (Pin 18)–DAC Selection. Active low for DAC A and active high for DAC B.

WR (Pin 20)-WRITE. Active Low. Used to write data into either DAC A or DAC B input registers, or active high latches data into the input registers.

 $\overline{\text{LDAC}}$ (Pin 19)- $\overline{\text{LOAD DAC}}$. Active Low. Used to simultaneously transfer data from $\overline{\text{DAC}}$ A and DAC B input registers to both DAC outputs. The DAC becomes transparent (activity on the digital inputs appear at the analog output) when both $\overline{\text{WR}}$ and $\overline{\text{LDAC}}$ are low. Data is latched into the output registers on the rising edge of $\overline{\text{LDAC}}$.

WRITE TIMING CYCLES

Two timing diagrams are shown and are at the user's discretion which to use.

The TWO-CYCLE UPDATE, as the name implies, allows both DAC registers to be loaded and the outputs updated in two cycles. Data is first loaded into one DAC's input register on the first write cycle, and then new data loaded into the other DAC's input register while simultaneously updating both DAC outputs on the second cycle.

The THREE-CYCLE UPDATE allows \overline{DACA} and DAC B registers to be loaded and analog output to be updated at a later time. The first two cycles load both DACs as above, and the third cycle updates the outputs.

The $\overline{\text{LDAC}}$ and $\overline{\text{DAC A}}/\text{DAC B}$ control pins can be tied together and controlled with a single strobe. When using the DAC in this configuration, DAC B must be loaded first.




Figure 23. Write Cycle Timing Diagram

REV. C _9_




Figure 24. Unipolar Configuration (Two-Quadrant Multiplication)

APPLICATIONS INFORMATION UNIPOLAR OPERATION

Figure 24 shows a simple unipolar (2-quadrant multiplication) circuit using the DAC8222 and OP270 dual op amp (use two OP42s for higher speeds), and Table II the corresponding code table. Resistors R1, R2, and R3, R4 are used only if full-scale gain adjustments are required. Low temperature coefficient (approximately 50 ppm/°C) resistors or trimmers should be used. Maximum full-scale error without these resistors for the top grade device and $V_{REF} = \pm 10 \text{ V}$ is 0.024% and 0.097% for the low grade. C1 and C2 provide phase compensation to help reduce overshoot and ringing when high speed op amps are used.

Full-scale adjustment is accomplished by loading the digital inputs with all 1s and adjusting R1 (or R3) so that

$$V_{OUT} = V_{REF} \times \left(\frac{4095}{4096}\right)$$

Full-scale can also be adjusted by varying V_{REF} voltage, thus eliminating R1, R2, R3 and R4. Zero adjustment is performed by setting the DAC's digital inputs to all 0s and adjusting the op amp's offset adjust so that V_{OUT} = 0 V. To maintain monotonicity and minimize gain and linearity errors, it is recommended that the op amp offset voltage be adjusted to less than 10% of 1 LSB (244 μ V) over the operating temperature range of interest.

Table II. Unipolar Binary Code Table (Refer to Figure 24)

Binary Number in DAC Register MSB LSB	Analog Output, V _{OUT} (DAC A or DAC B)
1111 1111 1111	$-V_{REF}\left(\frac{4095}{4096}\right)$
1000 0000 0000	$-V_{REF} \left(\frac{2048}{4096}\right) = -1/2 V_{REF}$
0000 0000 0001	$-V_{REF}\left(\frac{1}{4096}\right)$
0000 0000 0000	0 V

NOTE 1 LSB = (2^{-12}) (V_{REF}) = $\frac{1}{4096}$ (V_{REF})

BIPOLAR OPERATION

The bipolar (offset binary) four-quadrant operation configuration using the DAC8222 is shown in Figure 25 and the corresponding code in Table III. The circuit makes use of the OP470 a quad op amp (use four OP42s for higher speeds).

Resistors R1, R2, R3, and R4 may be omitted and full-scale output voltage may be adjusted by varying V_{REF} or the value of R5 and R8. If resistors R1, R2, R3, and R4 are omitted,

10 REV. C




Figure 25. Bipolar Configuration (Four-Quadrant Multiplication)

Table III. Bipolar (Offset Binary) Code Table (Refer to Figure 25)

Binary Number in DAC Register MSB LSB	Analog Output, V _{OUT} (DAC A or DAC B)
1111 1111 1111	$+V_{REF} \left(\frac{2047}{2048}\right)$
1000 0000 0001	$+V_{REF}$ $\left(\frac{1}{2048}\right)$
1000 0000 0000	0 V
0111 1111 1111	$-V_{REF}$ $\left(\frac{1}{2048}\right)$
0000 0000 0000	$-V_{REF} \left(\frac{2048}{2048}\right)$

NOTE

1 LSB =
$$(2^{-11})$$
 (V_{REF}) = $\frac{1}{2048}$ (V_{REF})

resistors R5, R6, R7, should be ratio-matched to 0.01% so that gain error meets data sheet specifications. (Corresponding resistors, R8, R9, and R10 for DAC B should also be matched to 0.01%). The resistors should have identical temperature coefficients if operating over the full temperature range.

Zero and full-scale are adjusted one of two ways and are at the user's discretion. Zero-output can be adjusted by first setting the digital inputs to 1000 0000 0000 and adjusting R1 (R3 for DAC B) so that $V_{\rm OUTA}$ (or $V_{\rm OUT\,B}$) equals 0 V. If R1, R2 (R3, R4 for DAC B) are omitted, then $V_{\rm OUT}$ = 0 V can be adjusted by varying R6, R7 (R9, R10 for DAC B) ratios. Full-scale is adjusted by setting the digital inputs to 1111 1111 1111 and varying R5 (R8 for DAC B). Full-scale can also be adjusted by varying $V_{\rm REF}$. Full-scale output is equal to $V_{\rm REF}$ minus one LSB.

REV. C -11-




Figure 26. Single Supply Operation (Current Switching Mode)

SINGLE SUPPLY OPERATION CURRENT STEERING MODE

Because the DAC8222's R-2R resistor ladder terminating resistor is internally connected to AGND, it lends itself well to single supply operation in the current steering mode. This means that AGND can be raised above system ground as shown in Figure 26. The output voltage range will be from +5 V to +10 V depending on the digital input code and is given by:

$$V_{OUT} = V_{OS} + (n/4096) (V_{OS})$$

where V_{OS} = Offset Reference Voltage (+5 V in Figure 26) n = Decimal Equivalent of the Digital Input Word

VOLTAGE SWITCHING MODE

Figure 27 shows the DAC8222 in a single supply voltage switching mode of operation. In this configuration, the DAC's R-2R ladder acts as a voltage divider. The output voltage at the $V_{\rm REF}$ pin exhibits a constant impedance R (typically 11 k Ω) and must be buffered by an op amp. $R_{\rm FB}$ pins are not used in this circuit configuration. The reference input voltage must be maintained within +1.25 V of AGND and $V_{\rm DD}$ from +12 V to +15 V to preserve device accuracy.

The output voltage expression is given by:

$$V_{OUT} = V_{REF} (n/4096)$$

where n = Decimal Equivalent of the Digital Input Word

APPLICATIONS TIPS

GENERAL GROUND MANAGEMENT

Grounding techniques should be tailored to each individual system. Ground loops should be avoided, and ground current paths should be as short as possible and have a low impedance.


The DAC8222's AGND and DGND pins should be tied together at the device socket to prevent digital transients from appearing at the analog output. This common point then becomes the single ground point connection. AGND and DGND should then be brought out separately and tied to their respective power supply grounds. Ground loops can be created if both grounds are tied together at more than one location, i.e., tied together at the device and at the digital and analog power supplies.

A PC board ground plane can be used for the single point ground connection should the connections not be practical at the device socket. If neither of these connections is practical or allowed, the device should be placed as close as possible to the system's single point ground connection. Back-to-back Schottky diodes should then be connected between AGND and DGND.

POWER SUPPLY DECOUPLING


Power supplies used with the DAC8222 should be well filtered and regulated. Local supply decoupling consisting of a 1 μF to 10 μF tantalum capacitor in parallel with a 0.1 μF ceramic is highly recommended. The capacitors should be connected between the V_{DD} and DGND pins and at the device socket.

12 REV. C



*REGISTERS AND DIGITAL CIRCUITRY OMITTED FOR SIMPLICITY.

Figure 27. Single Supply Operation (Voltage Switching Mode)



*REGISTERS AND CONTROL CIRCUITRY OMITTED FOR SIMPLICITY.

Figure 28. Digitally-Programmable Window Detector (Upper/Lower Limit Detector)

BASIC APPLICATIONS PROGRAMMING WINDOW DETECTOR


Figure 28 shows the DAC8222 used in a programmable window detector configuration. The required upper and lower limits for the test are loaded into \overline{DAC} A and DAC B. If a signal at the test input is not within the programmed limits, the output will indicate a logic zero.

MICROPROCESSOR INTERFACE CIRCUITS

The DAC8222's versatile loading structure greatly simplifies interfacing to 16-bit bus systems; it also reduces the number of "glue" logic components. Data loading into its 12-bit wide data input is achieved by use of only two control signals, \overline{WR} and \overline{LDAC} . DAC selection is controlled with a single \overline{DAC} A/DAC B line.


Figures 29 and 30 show how easily the DAC8222 interfaces with the 8086 and 68000 16-bit microprocessors.

REV. C -13-



*REGISTERS AND CONTROL CIRCUITRY OMITTED FOR SIMPLICITY.

Figure 29. DAC8222 to 8086 Interface



*REGISTERS AND CONTROL CIRCUITRY OMITTED FOR SIMPLICITY.


Figure 30. DAC8222 to 68000 Interface

-14- REV. C


OUTLINE DIMENSIONS

Dimensions shown in inches and (mm).


24-Lead Cerdip (Q-24)




28-Terminal Leadless Ceramic Chip Carrier (E-28A)



24-Lead Plastic DIP (N-24)



24-Lead Wide-Body SOL (R-24)



REV. C –15–