# csinicsixi CS51022/CS51024 <br> Enhanced Current Mose PWM Controller 

## Description

The CS51021/22/23/24 Fixed Frequency PWM Current Mode Controller family provides all necessary features required for AC-DC or DC-DC primary side control. Several features are included eliminating the additional components needed to implement them externally. In addition to low start-up current $(75 \mu \mathrm{~A})$ and high frequency operation capability, the CS51021/ 22/23/24 family includes overvoltage and undervoltage monitoring, externally programmable dual
threshold overcurrent protection, current sense leading edge blanking, current slope compensation, accurate duty cycle control and an externally available 5 V reference. The CS51021 and CS51023 feature bidirectional synchronization capability, while the CS51022 and CS51024 offer a sleep mode with $100 \mu \mathrm{~A}$ maximum IC current consumption. The CS51021/22/23/24 family is available in a 16 lead narrow body SO package.

| Device | eep | $\mathbf{V}_{\mathrm{CC}}$ Start/Stop |
| :--- | :--- | :--- |
| CS51021 | Synch | $8.25 \mathrm{~V} / 7.7 \mathrm{~V}$ |
| CS51022 | Sleep | $8.25 \mathrm{~V} / 7.7 \mathrm{~V}$ |
| CS51023 | Synch | $13 \mathrm{~V} / 7.7 \mathrm{~V}$ |
| CS51024 | Sleep | $13 \mathrm{~V} / 7.7 \mathrm{~V}$ |
|  |  |  |

## Typical Arycation Diagram


$36-72 \mathrm{~V}$ to $5 \mathrm{~V}, 5 \mathrm{~A}$ DC-DC Convertor

## Features

- $75 \mu \mathrm{~A}$ Max. Startup Current

Fixed Frequency Current Mode Control
1MHz Switching Frequency

- Undervoltage Protection Monitor
- Overvoltage Protection Monitor with Programmable Hysteresis
Programmable Dual Threshold Overcurrent Protection with Delayed Restart
Programmable Soft Start
- Accurate Maximum Duty Cycle Limit
Programmable Slope Compensation
Leading Edge Current Sense Blanking 1A Sink/Source Gate Drive Bidirectional Synchronization (CS51021/23)
50ns PWM Propagation Delay
100 1 A Max Sleep Current (CS51022/24)

Package Options
16 Lead SO Narrow \& PDIP


Consult factory for other package options.

Power Supply Voltage, $\mathrm{V}_{\mathrm{CC}}$
Driver Supply Voltage, $\mathrm{V}_{\mathrm{C}}$ -0.3V, 20V
SYNC, SLEEP, $\mathrm{R}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}}$, SOFT START, $\mathrm{V}_{\mathrm{FB}}$, SLOPE, $\mathrm{I}_{\text {SENSE }}$ UV, OV, $\mathrm{I}_{\mathrm{SET}}$ (Logic Pins) -0.25 V to $\mathrm{V}_{\text {REF }}$
Peak GATE Output Current.
Steady State Output Current $\pm 0.2 \mathrm{~A}$

Storage Temperature Range, $\mathrm{T}_{\mathrm{S}} \ldots . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . ~ 65 ~ t o ~ 150 ² ~ C ~$
ESD (Human Body Model) . 2 kV
Lead Temperature Soldering: Reflow (SMD styles only). $\qquad$ 60 sec . max above $183^{\circ} \mathrm{C}, 230^{\circ} \mathrm{C}$ peak

## Electrical Characteristics: Unless otherwise stated, specifications apply for $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<150^{\circ} \mathrm{C}$, $3 \mathrm{~V}<\mathrm{V}_{\mathrm{C}}<20 \mathrm{~V}, 8.2 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<20 \mathrm{~V}, \mathrm{R}_{\mathrm{T}}=12 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{T}}=390 \mathrm{pF}$.

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\square$ Under Voltage Lockout |  |  |  |  |  |
| START Threshold (CS51021/22) |  | 7.95 | 8.25 | 8.8 | V |
| START Threshold (CS51023/24) |  | 12.4 | 13 | 13.4 | V |
| STOP Threshold |  | 7.4 | 7.7 | 8.2 | V |
| Hysteresis (CS51021/22) |  | 0.50 | 0.75 | 1.00 | V |
| Hysteresis (CS51023/24) |  | 4 | 5 | 6 | V |
| $\mathrm{I}_{\mathrm{CC}} @$ Startup (CS51021/22) | $\mathrm{V}_{\mathrm{CC}}<\mathrm{UV}_{\text {Start }}$ Threshold |  | 40 | 75 | $\mu \mathrm{A}$ |
| ICC @ Startup (CS51023/24) | $\mathrm{V}_{\mathrm{CC}}<\mathrm{UV}_{\text {Start }}$ Threshold |  | 45 | 75 | $\mu \mathrm{A}$ |
| $\mathrm{I}_{\text {CC }}$ Operating (CS51021/23) |  |  | 7 | 9 | mA |
| $\mathrm{I}_{\text {CC }}$ Operating (CS51022/24) |  |  | 6 | 8 | mA |
| $\mathrm{I}_{\mathrm{C}}$ Operating | Includes 1nF Load |  | 7 | 12 | mA |

Voltage Reference

| Initial Accuracy | $\mathrm{T}_{\mathrm{A}}=25 \mathrm{C}, \mathrm{I}_{\text {REF }}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=14 \mathrm{~V}($ Note 1$) 4.95$ |  | 5 | 5.05 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Total Accuracy | $1 \mathrm{~mA}<\mathrm{I}_{\text {REF }}<10 \mathrm{~mA}$ | 4.9 | 5 | 5.15 | V |
| Line Regulation | $8.2 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<18 \mathrm{~V}, \mathrm{I}_{\text {REF }}=2 \mathrm{~mA}$ |  | 6 | 20 | mV |
| Load Regulation | $1 \mathrm{~mA}<\mathrm{I}_{\text {REF }}<10 \mathrm{~mA}$ |  | 6 | 15 | mV |
| NOISE Voltage | (Note 1) |  | 50 |  | uV |
| OP Life Shift | $\mathrm{T}=1000$ Hours (Note 1) |  | 4 | 20 | mV |
| FAULT Voltage | Force $\mathrm{V}_{\text {REF }}$ | . $92 \times \mathrm{V}_{\text {REF }}$ | $.95 \times \mathrm{V}_{\text {REF }}$ | $.97 \times \mathrm{V}_{\text {REF }}$ | V |
| OK Voltage | Force $\mathrm{V}_{\text {REF }}$ | $.94 \times \mathrm{V}_{\text {REF }}$ | $.96 \times \mathrm{V}_{\text {REF }}$ | $.98 \times \mathrm{V}_{\text {REF }}$ | V |
| OK Hysteresis | Force $\mathrm{V}_{\text {REF }}$ | 50 | 105 | 160 | mV |
| Current Limit | Force $\mathrm{V}_{\text {REF }}$ | -20 |  |  | mA |

- Error Amplifier

| Initial Accuracy | $\begin{aligned} & \mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{I}_{\mathrm{REF}}=2 \mathrm{~mA}, \mathrm{~V}_{\mathrm{CC}}=14 \mathrm{~V}, \\ & \mathrm{~V}_{\mathrm{FB}}=\mathrm{COMP}(\text { Note } 1) \end{aligned}$ | 2.465 | 2.515 | 2.565 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Reference Voltage | $\mathrm{V}_{\mathrm{FB}}=\mathrm{COMP}$ | 2.440 | 2.515 | 2.590 | V |
| $\mathrm{V}_{\mathrm{FB}}$ Leakage Current | $\mathrm{V}_{\mathrm{FB}}=0 \mathrm{~V}$ |  | -0.2 | -2 | $\mu \mathrm{A}$ |
| Open Loop Gain | $1.4 \mathrm{~V}<\mathrm{COMP}<4 \mathrm{~V}$ (Note 1) | 60 | 90 |  | dB |
| Unity Gain Bandwidth | (Note 1) | 1.5 | 2.5 |  | MHz |
| COMP Sink Current | $\mathrm{COMP}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=2.7 \mathrm{~V}$ | 2 | 6 |  | mA |
| COMP Source Current | $\mathrm{COMP}=1.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=2.3 \mathrm{~V}$ | -0.2 | -0.5 |  | mA |

Electrical Characteristics: $-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{A}}<85^{\circ} \mathrm{C},-40^{\circ} \mathrm{C}<\mathrm{T}_{\mathrm{J}}<150^{\circ} \mathrm{C}, 3 \mathrm{~V}<\mathrm{V}_{\mathrm{C}}<20 \mathrm{~V}, 8.2 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<20 \mathrm{~V}$, $\mathrm{R}_{\mathrm{T}}=12 \mathrm{k} \Omega, \mathrm{C}_{\mathrm{T}}=390 \mathrm{pF}$, unless otherwise stated

| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - Error Amplifier continued |  |  |  |  |  |
| COMP High Voltage | $\mathrm{V}_{\mathrm{FB}}=2.3 \mathrm{~V}$ | 4.35 | 4.8 | 5 | V |
| COMP Low Voltage | $\mathrm{V}_{\mathrm{FB}}=2.7 \mathrm{~V}$ | 0.4 | 0.8 | 1.2 | V |
| PS Ripple Rejection | FREQ $=120 \mathrm{~Hz}$ (Note 1) | 60 | 85 |  | dB |
| SS Clamp, V ${ }_{\text {COMP }}$ | $\mathrm{V}_{\mathrm{SS}}=2.5 \mathrm{~V}, \mathrm{~V}_{\mathrm{FB}}=0 \mathrm{~V}, \mathrm{I}_{\mathrm{SET}}=2 \mathrm{~V}$ | 2.4 | 2.5 | 2.6 | V |
| $\mathrm{I}_{\text {LIM(SET) }}$ Clamp | (Note 1) | 0.95 | 1 | 1.15 | V |

- Oscillator

| Accuracy | $\mathrm{R}_{\mathrm{T}}=12 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=390 \mathrm{pF}$ | 230 | 255 | 280 | kHz |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Voltage Stability | Delta Frequency $8.2 \mathrm{~V}<\mathrm{V}_{\mathrm{CC}}<20 \mathrm{~V}$ |  | 2 | 3 | \% |
| Temperature Stability | $\mathrm{T}_{\text {MIN }}<\mathrm{T}_{\mathrm{A}}<\mathrm{T}_{\text {MAX }}$ (Note1) |  | 8 |  | \% |
| Min Charge \& Discharge Time | (Note1) | 0.333 |  |  | $\mu \mathrm{s}$ |
| Duty Cycle Accuracy | $\mathrm{R}_{\mathrm{T}}=12 \mathrm{k}, \mathrm{C}_{\mathrm{T}}=390 \mathrm{pF}$ | 70 | 77 | 83 | \% |
| Peak Voltage | (Note 1) |  | 3 |  | V |
| Valley Voltage | (Note 1) |  | 1.5 |  | V |
| Valley Clamp Voltage | 10k Resistor to ground on $\mathrm{R}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}}$ | 1.2 | 1.4 | 1.6 | V |
| Discharge Current |  | 0.8 | 1 | 1.2 | mA |
| Discharge Current | $\mathrm{T}_{\mathrm{A}}=25^{\circ} \mathrm{C}$ (Note 1) | 0.925 | 1 | 1.075 | mA |

■ Synchronization (CS51021/23)

| Input Threshold |  | 1.0 | 1.5 | 2.7 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Output Pulsewidth |  | 160 | 260 | 360 | ns |
| Output High Voltage | $\mathrm{I}_{\text {SYNC }}=100 \mu \mathrm{~A}$ | 3.5 | 4.3 | 4.8 | V |
| Input Resistance | (Note 1) | 35 | 70 | 140 | $k \Omega$ |
| Drive Delay | SYNC to GATE RESET | 80 | 120 | 150 | ns |
| Output Drive Current | 1k Load | 1.25 | 2 | 3.5 | mA |

- SLEEP (CS51022/24)

| SLEEP Input Threshold | Active High |  | 1.0 | 1.5 | 2.7 | $\mu$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| SLEEP Input Current | $\mathrm{V}_{\text {SLEEP }}=4 \mathrm{~V}$ |  | 11 | 25 | 46 | $\mu \mathrm{~A}$ |
| $\mathrm{I}_{\mathrm{CC}} @$ SLEEP | $\mathrm{V}_{\mathrm{CC}} \leq 15 \mathrm{~V}$ |  |  | 50 | 100 | $\mu \mathrm{~A}$ |

- GATE Driver

| HIGH Voltage | Measure $\mathrm{V}_{\mathrm{C}}$-GATE, $\mathrm{V}_{\mathrm{C}}=10 \mathrm{~V}, 150 \mathrm{~mA}$ Load | 1.5 | 2.2 | V |
| :---: | :---: | :---: | :---: | :---: |
| LOW Voltage | Measure GATE-PGnd, 150mA SINK | 1.2 | 1.5 | V |
| HIGH Voltage Clamp | $\mathrm{V}_{\mathrm{C}}=20 \mathrm{~V}, 1 \mathrm{FF}$ | 13.5 | 16 | V |
| LOW Voltage Clamp | Measured at 10mA Output Current | 0.6 | 0.8 | V |
| Peak Current | $\mathrm{V}_{\mathrm{C}}=20 \mathrm{~V}, 1 \mathrm{nF}$ (Note 1) | 1 |  | A |
| UVL Leakage | $\mathrm{V}_{\mathrm{C}}=20 \mathrm{~V}$, measured at 0 V | -1 | -50 | $\mu \mathrm{A}$ |
| RISE Time | $\begin{aligned} & \text { Load }=1 \mathrm{nF}, 1 \mathrm{~V}<\mathrm{GATE}<9 \mathrm{~V} \\ & \mathrm{~V}_{\mathrm{C}}=20 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C} \end{aligned}$ | 60 | 100 | ns |
| FALL Time | Load $=1 \mathrm{nF}, 9 \mathrm{~V}>\mathrm{GATE}>1 \mathrm{~V}, \mathrm{~V}_{\mathrm{C}}=20 \mathrm{~V}$ | 15 | 40 | ns |


| PARAMETER | TEST CONDITIONS | MIN | TYP | MAX | UNIT |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - SLOPE Compensation |  |  |  |  |  |
| Charge Current | SLOPE $=2 \mathrm{~V}$ | -63 | -53 | -43 | $\mu \mathrm{A}$ |
| COMP Gain | Fraction of slope voltage added to I IENSE (Note 1) | 0.095 | 0.100 | 0.105 | V/V |
| Discharge Voltage | SYNC $=0 \mathrm{~V}$ |  | 0.1 | 0.2 | V |
| - Current Sense |  |  |  |  |  |
| OFFSET Voltage | (Note 1) | 0.09 | 0.10 | 0.11 | V |
| Blanking Time |  |  | 55 | 160 | ns |
| Blanking Disable Voltage | Adjust $\mathrm{V}_{\text {FB }}$ | 1.8 | 2 | 2.2 | V |
| Second Current Threshold Gain |  | 1.21 | 1.33 | 1.45 | V/V |
| $\mathrm{I}_{\text {SENSE }}$ Input Resistance |  |  | 5 |  | $\mathrm{k} \Omega$ |
| Minimum On Time | GATE High to Low | 30 | 70 | 110 | ns |
| Gain | (Note 1) | 0.78 | 0.80 | 0.82 | V/V |
| ■ OV \& UV Voltage Monitors |  |  |  |  |  |
| OV Monitor Threshold |  | 2.4 | 2.5 | 2.6 | V |
| OV Hysteresis Current |  | -10 | -12.5 | -15 | $\mu \mathrm{A}$ |
| UV Monitor Threshold |  | 1.38 | 1.45 | 1.52 | V |
| UV Monitor Hysteresis |  | 25 | 75 | 100 | mV |
| - SOFT START (SS) |  |  |  |  |  |
| Charge Current | $\mathrm{SS}=2 \mathrm{~V}$ | -70 | -55 | -40 | $\mu \mathrm{A}$ |
| Discharge Current | $\mathrm{SS}=2 \mathrm{~V}$ | 250 | 1000 |  | $\mu \mathrm{A}$ |
| Charge Voltage, $\mathrm{V}_{\text {SS }}$ |  | 4.4 | 4.7 | 5 | V |
| Discharge Voltage, $\mathrm{V}_{\text {SS }}$ |  | 0.25 | 0.27 | 0.30 | V |

Note 1: Guaranteed by Design, not $100 \%$ tested in production.

| Package Pin Description |  |  |
| :---: | :---: | :---: |
| PACKAGE PIN \# | PIN SYMBOL | FUNCTION |
| 16L PDIP \& SO Narrow |  |  |
| 1 | GATE | External power switch driver with 1.0A peak capability. |
| 2 | $\mathrm{I}_{\text {SENSE }}$ | Current sense amplifier input. |
| 3 | $\begin{aligned} & \text { SYNC } \\ & \text { (CS51021/23) } \end{aligned}$ | Bi-directional synchronization. Locks to the highest frequency. |
| 3 | $\begin{aligned} & \text { SLEEP } \\ & \text { (CS51022/24) } \end{aligned}$ | Active high chip disable. In sleep mode, $\mathrm{V}_{\text {REF }}$ and GATE are turned off. |
| 4 | SLOPE | Additional slope to the current sense signal. Internal current source charges the external capacitor. |
| 5 | UV | Undervoltage protection monitor. |
| 6 | OV | Overvoltage protection monitor. |


| PACKAGE PIN \# | PIN SYMBOL | FUNCTION |
| :---: | :---: | :---: |
| 16L PDIP \& SO Narrow |  |  |
| 7 | $\mathrm{R}_{\mathrm{T}} \mathrm{C}_{\mathrm{T}}$ | Timing resistor $R_{T}$ and capacitor $C_{T}$ determine oscillator frequency and maximum duty cycle, $\mathrm{D}_{\mathrm{MAX}}$. |
| 8 | $\mathrm{I}_{\text {SET }}$ | Voltage at this pin sets pulse-by-pulse overcurrent threshold, and second threshold ( 1.33 times higher) with Soft Start retrigger (hiccup mode). |
| 9 | $\mathrm{V}_{\mathrm{FB}}$ | Feedback voltage input. Connected to the error amplifier inverting input. |
| 10 | COMP | Error amplifier output. Frequency compensation network is usually connected between COMP and $V_{\mathrm{FB}}$ pins. |
| 11 | SS | Charging external capacitor restricts error amplifier output voltage during the start or fault conditions (hiccup). |
| 12 | LGnd | Logic ground. |
| 13 | $\mathrm{V}_{\text {ReF }}$ | 5.0 V reference voltage output. |
| 14 | $\mathrm{V}_{\text {CC }}$ | Logic supply voltage. |
| 15 | PGnd | Output power stage ground connection. |
| 16 | $\mathrm{V}_{\text {C }}$ | Output power stage supply voltage. |

## Block Diagram



Figure 1: CS51021/22/23/24 Block Diagram


Figure 2: Typical Waveforms

## Theory of Operation

## Powering the IC

The IC has two supply and two ground pins. $\mathrm{V}_{\mathrm{C}}$ and PGnd pins provide high speed power drive for the external power switch. $V_{C C}$ and LGnd pins power the control portion of the IC. The internal logic monitors the supply voltage, $\mathrm{V}_{\mathrm{CC}}$. During abnormal operating conditions, the output is held low. The CS51021/22/23/24 requires only $75 \mu \mathrm{~A}$ of startup current.

## Voltage Feedback

The output voltage is monitored via the $\mathrm{V}_{\mathrm{FB}}$ pin and is compared with the internal 2.5 V reference. The error amplifier output minus one diode drop is divided by 3 and connected to the negative input of the PWM comparator. The positive input of the PWM comparator is connected to the modified current sense signal. The oscillator turns the external power switch on at the beginning of each cycle. When current sense ramp voltage exceeds the reference side of PWM comparator, the output stage latches off. It is turned on again at the beginning of the next oscillator cycle.

## Current Sense and Protection

The current is monitored at the $\mathrm{I}_{\text {SENSE }}$ pin. The CS51021/22/23/24 has leading edge blanking circuitry that ignores the first 55 ns of each switching period.

Blanking is disabled when $\mathrm{V}_{\mathrm{FB}}$ is less than 2 V so that the minimum on-time of the controller does not have an additional 55 ns of delay time during fault conditions. For the remaining portion of the switching period, the current sense signal, combined with a fraction of the slope compensation voltage, is applied to the positive input of the PWM comparator where it is compared with the divided by three error amplifier output voltage. The pulse-bypulse overcurrent protection threshold is set by the voltage at the $\mathrm{I}_{\text {SET }}$ pin. This voltage is passed through the $\mathrm{I}_{\text {SET }}$ Clamp and appears at the non-inverting input of the PWM comparator, limiting its dynamic range according to the following formula:
Overcurrent Threshold $=0.8 \times \mathrm{V}_{\mathrm{I}(\text { SENSE })}+0.1 \mathrm{~V}+0.1 \mathrm{~V}_{\text {SLOPE }}$ where

$$
\mathrm{V}_{\mathrm{I}(\text { SENSE })} \text { is voltage at the } \mathrm{I}_{\text {SENSE }} \text { pin }
$$

and

$$
\mathrm{V}_{\text {SLOPE }} \text { is voltage at the SLOPE pin. }
$$

During extreme overcurrent or short circuit conditions, the slope of the current sense signal will become much steeper than during normal operation. Due to loop propagation delay, the sensed signal will overshoot the pulse-by-pulse threshold eventually reaching the second overcurrent protection threshold which is 1.33 times higher than the first threshold and is described by the following equation:

$$
\text { 2nd Threshold }=1.33 \times \mathrm{V}_{\mathrm{I}(\mathrm{SET})}
$$

Exceeding the second threshold will reset the Soft Start capacitor $C_{S S}$ and reinitiate the Soft Start sequence, repeating for as long as the fault condition persists.

## Soft Start

During power up, when the output filter capacitor is discharged and the output voltage is low, the voltage across the Soft Start capacitor $\left(\mathrm{V}_{\mathrm{SS}}\right)$ controls the duty cycle. An internal current source of $55 \mu \mathrm{~A}$ charges $\mathrm{C}_{S S}$. The maximum error amplifier output voltage is clamped by the SS Clamp. When the Soft Start capacitor voltage exceeds the error amplifier output voltage, the feedback loop takes over the duty cycle control. The Soft Start time can be estimated with the following formula:

$$
\mathrm{t}_{\mathrm{SS}}=9 \times 10^{4} \times \mathrm{C}_{\mathrm{SS}}
$$

The Soft Start voltage, $\mathrm{V}_{\mathrm{SS}}$, charges and discharges between 0.25 V and 4.7 V .

## Slope Compensation

DC-DC converters with current mode control require a current sense signal with slope compensation to avoid instability at duty cycles greater than $50 \%$. Slope capacitor $\mathrm{C}_{\mathrm{S}}$ is charged by an internal $53 \mu \mathrm{~A}$ current source and is discharged during the oscillator discharge time. The slope compensation voltage is divided by 10 and is added to the current sense voltage, $\mathrm{V}_{\mathrm{I}(\text { SENSE })}$. The signal applied to the
input of the PWM comparator is a combination of these two voltages. The slope compensation, $\frac{\mathrm{dV}_{\text {SLOPE }}}{\mathrm{dt}}$, is calculated using the following formula:

$$
\frac{\mathrm{dV}_{\text {SLOPE }}}{\mathrm{dt}}=0.1 \times \frac{53 \mu \mathrm{~A}}{\mathrm{C}_{\mathrm{S}}}
$$

It should be noted that internal capacitance of the IC will cause an error when determining slope compensation capacitance $\mathrm{C}_{\mathrm{S}}$. This error is typically small for large values of $C_{S}$, but increases as $C_{S}$ becomes small and comparable to the internal capacitance. The effect is apparent as a reduction in charging current due to the need to charge the internal capacitance in parallel with $\mathrm{C}_{\mathrm{s}}$. Figure 3 shows a typical curve indicating this decrease in available charging current.


Figure 3: The slope compensation pin charge current reduces when a small capacitor is used.

## Undervoltage (UV) and Overvoltage (OV) Monitor

Two independent comparators monitor OV and UV conditions. A string of three resistors is connected in series between the monitored voltage (usually the input voltage) and ground (see Figure 4). When voltage at the OV pin exceeds 2.5 V , an overvoltage condition is detected and GATE shuts down. An internal $12.5 \mu \mathrm{~A}$ current source turns on and feeds current into the external resistor, $\mathrm{R}_{3}$, creating a hysteresis determined by the value of this resistor (the higher the value, the greater the hysteresis). The hysteresis voltage of the OV monitor is determined by the following formula:

$$
\mathrm{V}_{\mathrm{OV}(\mathrm{HYST})}=12.5 \mu \mathrm{~A} \times \mathrm{R}_{3}
$$

where $\mathrm{R}_{3}$ is a resistor connected from the OV pin to ground. When the monitored voltage is low and the UV pin is less than 1.45 V, GATE shuts down. The UV pin has fixed 75 mV hysteresis.
Both OV and UV conditions are latched until the Soft Start capacitor is discharged. This way, every time a fault condition is detected the controller goes through the power up sequence.


Figure 4: UV/OV Monitor Divider
To calculate the OV/UV resistor divider:

1. Solve for $R_{3}$, based on $O V$ hysteresis requirements.

$$
\mathrm{R}_{3}=\frac{\mathrm{V}_{\mathrm{OV}(\mathrm{HYST})} \times 2.5 \mathrm{~V}}{\mathrm{~V}_{\mathrm{MAX}} \times 12.5 \mu \mathrm{~A}}
$$

where $\mathrm{V}_{\mathrm{OV}(\mathrm{HYST})}$ is the desired amount of overvoltage hysteresis, and $\mathrm{V}_{\mathrm{MAX}}$ is the input voltage at which the supply will shut down.
2. Find the total impedance of the divider.

$$
\mathrm{R}_{\mathrm{TOT}}=\mathrm{R}_{1}+\mathrm{R}_{2}+\mathrm{R}_{3}=\frac{\mathrm{V}_{\mathrm{MAX}} \times \mathrm{R}_{3}}{2.5}
$$

3. Determine the value of $\mathrm{R}_{2}$ from the UV threshold conditions.

$$
\mathrm{R}_{2}=\frac{1.45 \times \mathrm{R}_{\mathrm{TOT}}}{\mathrm{~V}_{\mathrm{MIN}}}-\mathrm{R}_{3}
$$

where $\mathrm{V}_{\text {MIN }}$ is the UV voltage at which the supply will shut down.
4. Calculate $\mathrm{R}_{1}$.

$$
\mathrm{R}_{1}=\mathrm{R}_{\mathrm{TOT}}-\mathrm{R}_{2}-\mathrm{R}_{3}
$$

5. The undervoltage hysteresis is given by:

$$
\mathrm{V}_{\mathrm{UV}(\mathrm{HYST})}=\frac{\mathrm{V}_{\mathrm{MIN}} \times 0.075}{1.45}
$$

## Synchronization

A bi-directional synchronization is provided to synchronize several controllers. When SYNC pins are connected together, the converters will lock to the highest switching frequency. The fastest controller becomes the master, producing a $4.3 \mathrm{~V}, 200 \mathrm{~ns}$ pulse train. Only one, the highest frequency SYNC signal, will appear on the SYNC line. For reliable operation, the master frequency should be approximately $20 \%$ higher than the free running slave frequency.

## Sleep

The sleep input is an active high input. The CS51022/51024 is placed in sleep mode when SLEEP is driven high. In sleep mode, the controller and MOSFET are turned off. Connect to Gnd for normal operation. The sleep mode operates at $\mathrm{V}_{\mathrm{CC}} \leq 15 \mathrm{~V}$.

## Oscillator and Duty Cycle Limit

The switching frequency is set by $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{T}}$ connected to the $R_{T} C_{T}$ pin. $C_{T}$ charges and discharges between $3 V$ and 1.5 V .

The maximum duty cycle is set by the ratio of the on time, $\mathbf{t}_{\mathbf{O N}}$, and the whole period, $\mathbf{T}=\mathbf{t}_{\mathbf{O N}}+\mathbf{t}_{\mathbf{O F F}}$. Because the timing capacitor's discharge current is trimmed, the maximum duty cycle is well defined. It is determined by the ratio between the timing resistor $\mathrm{R}_{\mathrm{T}}$ and the timing capacitor $\mathrm{C}_{\mathrm{T}}$. Refer to figures 5 and 6 to select appropriate values for $\mathrm{R}_{\mathrm{T}}$ and $\mathrm{C}_{\mathrm{T}}$.

$$
f_{\mathrm{SW}}=\frac{1}{\mathrm{~T}_{\mathrm{SW}}} ; \mathrm{T}_{\mathrm{SW}}=\mathrm{t}_{\mathrm{CH}}+\mathrm{t}_{\mathrm{DIS}}
$$




Figure 6: Duty Cycle vs. $\mathrm{R}_{\mathrm{T}}$ for Discrete Capacitor Values.

Figure 5: Frequency vs. $\mathrm{R}_{\mathrm{T}}$ for Discrete Capacitor Values.

PACKAGE DIMENSIONS IN mm (INCHES)

| Lead Count | D |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
|  | Metric |  | English |  |
|  | Max | Min | Max | Min |
| 16L SO Narrow | 10.00 | 9.80 | . 394 | . 386 |
| 16L PDIP | 19.69 | 18.67 | . 775 | . 735 |

PACKAGE THERMAL DATA

| Thermal Data |  | 16L SO Narrow | PDIP |  |
| :---: | :---: | :---: | :---: | :---: |
| $\mathrm{R}_{\text {©JC }}$ | typ | 28 | 42 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |
| $\mathrm{R}_{\text {©JA }}$ | typ | 115 | 80 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ |



ON Semiconductor and the ON Logo are trademarks of Semiconductor Components Industries, LLC (SCILLC). ON Semiconductor reserves the right to make changes without further notice to any products herein. For additional information and the latest available information, please contact your local ON Semiconductor representative.

