- Free-Running CLKA and CLKB Can Be Asynchronous or Coincident
- Clocked FIFO Buffering Data From Port A to Port B
- Memory Size: 1024 × 36
- Synchronous Read-Retransmit Capability
- Mailbox Register in Each Direction
- Programmable Almost-Full and Almost-Empty Flags
- Microprocessor Interface Control Logic
- Input-Ready and Almost-Full Flags Synchronized by CLKA

- Output-Ready and Almost-Empty Flags Synchronized by CLKB
- Low-Power 0.8-µm Advanced CMOS Technology
- Supports Clock Frequencies up to 67 MHz
- Fast Access Times of 11 ns
- Pin-to-Pin Compatible With the SN74ACT3631 and SN74ACT3651
- Package Options Include 120-Pin Thin Quad Flat (PCB) and 132-Pin Plastic Quad Flat (PQ) Packages

description

The SN74ACT3641 is a high-speed, low-power, CMOS clocked FIFO memory. It supports clock frequencies up to 67 MHz and has read access times as fast as 12 ns. The 1024×36 dual-port SRAM FIFO buffers data from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost full and almost empty) to indicate when a selected number of words is stored in memory. Communication between each port takes place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when new mail has been stored. Two or more devices are used in parallel to create wider datapaths. Expansion is also possible in word depth.

The SN74ACT3641 is a clocked FIFO, which means each port employs a synchronous interface. All data transfers through a port are gated to the low-to-high transition of a continuous (free-running) port clock by enable signals. The continuous clocks for each port are independent of one another and can be asynchronous or coincident. The enables for each port are arranged to provide a simple interface between microprocessors and/or buses with synchronous control.

The input-ready (IR) flag and almost-full (\overline{AF}) flag of the FIFO are two-stage synchronized to CLKA. The output-ready (OR) flag and almost-empty (\overline{AE}) flag of the FIFO are two-stage synchronized to CLKB. Offset values for the \overline{AF} and \overline{AE} flags of the FIFO can be programmed from port A or through a serial input.

The SN74ACT3641 is characterized for operation from 0°C to 70°C.

For more information on this device family, see the following application reports:

- FIFO Patented Synchronous Retransmit: Programmable DSP-Interface Application for FIR Filtering (literature number SCAA009)
- FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control (literature number SCAA007)
- Metastability Performance of Clocked FIFOs (literature number SCZA004)



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1997, Texas Instruments Incorporated

FS0/SD FS1/<u>SEN</u> CSB W/RB CLKB CCLKB MBF2 GND GND GND CC MBF1 GND CC MBF1 GND GND ENA W/RA CSA ЯО ۲ ΠΠ החחח 🗅 ВЗ5 A35 🗆 90 1 A34 🗆 🗆 B34 89 2 A33 🗆 🗅 ВЗЗ 3 88 A32 🗆 4 87 🗅 B32 V_{CC} □ 5 A31 □ 6 86 🗅 GND 🗅 B31 85 A30 🗆 7 🗆 B30 84 GND 🗆 8 83 🛛 B29 A29 □ 9 A28 □ 10 🗆 B28 82 B20 B27 B26 V_{CC} B25 B24 81 A27 🗆 11 80 A26 □ A25 □ 79 12 13 78 A24 🗆 14 77 🗅 GND A23 🗆 76 15 🗆 B23 GND 🗆 75 16 🗆 B22 A22 🗌 17 74 V_{CC} □ 18 A21 □ 19 73 🗅 B21 🗅 В20 72 A20 🗆 20 71 🗅 B19 A19 🗌 21 70 🛛 B18 A18 🗌 22 69 🛛 GND GND 23 68 🛛 B17 A17 🗆 24 67 🛛 B16 A16 🗆 25 □ v_{cc} 66 A15 🗆 26 65 🗅 B15 64 | B14 63 | B13 62 | B12 61 | GND A14 🗆 27 A13 🗆 28 V_{CC} □ A12 □ 29 30 $\begin{array}{c} 333 \\ 323 \\ 333 \\$

PCB PACKAGE (TOP VIEW)

NC - No internal connection






NC – No internal connection

[†]Uses Yamaichi socket IC51-1324-828



functional block diagram





Terminal Functions

TERMINAL NAME	I/O	DESCRIPTION
A0-A35	I/O	Port-A data. The 36-bit bidirectional data port for side A.
ĀĒ	0	Almost-empty flag. Programmable flag synchronized to CLKB. AE is low when the number of words in the FIFO is less than or equal to the value in the almost-empty offset register (X).
ĀF	0	Almost-full flag. Programmable flag synchronized to CLKA. AF is low when the number of empty locations in the FIFO is less than or equal to the value in the almost-full offset register (Y).
B0-B35	I/O	Port-B data. The 36-bit bidirectional data port for side B.
CLKA	I	Port-A clock. CLKA is a continuous clock that synchronizes all data transfers through port A and can be asynchronous or coincident to CLKB. IR and \overline{AF} are synchronous to the low-to-high transition of CLKA.
CLKB	I	Port-B clock. CLKB is a continuous clock that synchronizes all data transfers through port B and can be asynchronous or coincident to CLKA. OR and AE are synchronous to the low-to-high transition of CLKB.
CSA	I	Port-A chip select. \overline{CSA} must be low to enable a low-to-high transition of CLKA to read or write data on port A. The A0–A35 outputs are in the high-impedance state when \overline{CSA} is high.
CSB	I	Port-B chip select. CSB must be low to enable a low-to-high transition of CLKB to read or write data on port B. The B0–B35 outputs are in the high-impedance state when CSB is high.
ENA	I	Port-A master enable. ENA must be high to enable a low-to-high transition of CLKA to read or write data on port A.
ENB	Ι	Port-B master enable. ENB must be high to enable a low-to-high transition of CLKB to read or write data on port B.
FS1/SEN,	I	Flag-offset select 1/serial enable, flag-offset select 0/serial data. FS1/SEN and FS0/SD are dual-purpose inputs used for flag-offset register programming. During a device reset, FS1/SEN and FS0/SD select the flag-offset programming method. Three offset-register programming methods are available: automatically load one of two preset values, parallel load from port A, and serial load.
FS0/SD		When serial load is selected for flag-offset-register programming, FS1/SEN is used as an enable synchronous to the low-to-high transition of CLKA. When FS1/SEN is low, a rising edge on CLKA loads the bit present on FS0/SD into the X-and Y-offset registers. The number of bit writes required to program the offset registers is 20. The first bit write stores the Y-register MSB and the last bit write stores the X-register LSB.
IR	0	Input-ready flag. IR is synchronized to the low-to-high transition of CLKA. When IR is low, the FIFO is full and writes to its array are disabled. When the FIFO is in retransmit mode, IR indicates when the memory has been filled to the point of the retransmit data and prevents further writes. IR is set low during reset and is set high after reset.
MBA	I	Port-A mailbox select. A high level on MBA chooses a mailbox register for a port-A read or write operation.
MBB	I	Port-B mailbox select. A high level on MBB chooses a mailbox register for a port-B read or write operation. When the B0–B35 outputs are active, a high level on MBB selects data from the mail1 register for output and a low level selects FIFO data for output.
MBF1	0	Mail1 register flag. MBF1 is set low by the low-to-high transition of CLKA that writes data to the mail1 register. MBF1 is set high by a low-to-high transition of CLKB when a port-B read is selected and MBB is high. MBF1 is set high by a reset.
MBF2	0	Mail2 register flag. MBF2 is set low by the low-to-high transition of CLKB that writes data to the mail2 register. MBF2 is set high by a low-to-high transition of CLKA when a port-A read is selected and MBA is high. MBF2 is set high by a reset.
OR	0	Output-ready flag. OR is synchronized to the low-to-high transition of CLKB. When OR is low, the FIFO is empty and reads are disabled. Ready data is present in the output register of the FIFO when OR is high. OR is forced low during the reset and goes high on the third low-to-high transition of CLKB after a word is loaded to empty memory.
RFM	I	Read from mark. When the FIFO is in retransmit mode, a high on RFM enables a low-to-high transition of CLKB to reset the read pointer to the beginning retransmit location and output the first selected retransmit data.
RST	I	Reset. To reset the device, four low-to-high transitions of CLKA and four low-to-high transitions of CLKB must occur while RST is low. The low-to-high transition of RST latches the status of FS0 and FS1 for AF and AE offset selection.
RTM	I	Retransmit mode. When RTM is high and valid data is present in the FIFO output register (OR is high), a low-to-high transition of CLKB selects the data for the beginning of a retransmit and puts the FIFO in retransmit mode. The selected word remains the initial retransmit point until a low-to-high transition of CLKB occurs while RTM is low, taking the FIFO out of retransmit mode.

SN74ACT3641 1024×36 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS338C - JANUARY 1994 - REVISED OCTOBER 1997

TERMINAL NAME	I/O	DESCRIPTION
		Port-A write/read select. A high on W/RA selects a write operation and a low selects a read operation on port A for a low-to-high transition of CLKA. The A0–A35 outputs are in the high-impedance state when W/RA is high.
W/RB		Port-B write/read select. A low on \overline{W} /RB selects a write operation and a high selects a read operation on port B for a low-to-high transition of CLKB. The B0–B35 outputs are in the high-impedance state when \overline{W} /RB is low.

Terminal Functions (Continued)

detailed description

reset

The SN74ACT3641 is reset by taking the reset (RST) input low for at least four port-A clock (CLKA) and four port-B clock (CLKB) low-to-high transitions. RST can switch asynchronously to the clocks. A reset initializes the memory read and write pointers and forces the IR flag low, the OR flag low, the AE flag low, and the AF flag high. Resetting the device also forces the mailbox flags (MBF1, MBF2) high. After a FIFO is reset, its flag is set high after at least two clock cycles to begin normal operation. A FIFO must be reset after power up before data is written to its memory.

almost-empty flag and almost-full flag offset programming

Two registers in the SN74ACT3641 are used to hold the offset values for the AE and AF flags. The AE flag offset register is labeled X, and the AF flag offset register is labeled Y. The offset registers can be loaded with a value in three ways: one of two preset values are loaded into the offset registers, parallel load from port A, or serial load. The offset register programming mode is chosen by the flag select (FS1, FS0) inputs during a low-to-high transition on RST (see Table 1).

FS1	FS0	RST	X AND Y REGISTERS [†]
Н	Н	Ŷ	Serial load
н	L	\uparrow	64
L	н	Ŷ	8
L	L	\uparrow	Parallel load from port A
t V ragio	torholde	the offe	ot for AE: V register holds the

Table 1. Flag Programming

[†]X register holds the offset for AE; Y register holds the offset for AF.

preset values

If a preset value of 8 or 64 is chosen by FS1 and FS0 at the time of a RST low-to-high transition according to Table 1, the preset value is automatically loaded into the X and Y registers. No other device initialization is necessary to begin normal operation, and the IR flag is set high after two low-to-high transitions on CLKA.

parallel load from port A

To program the X and Y registers from port A, the device is reset with FS0 and FS1 low during the low-to-high transition of RST. After this reset is complete, IR is set high after two low-to-high transitions on CLKA. The first two writes to the FIFO do not store data in its memory but load the offset registers in the order Y, X. Each offset register of the SN74ACT3641 uses port-A inputs (A9-A0). Data input A9 is used as the most-significant bit of the binary number. Each register value can be programmed from 1 to 1020. After both offset registers are programmed from port A, subsequent FIFO writes store data in the SRAM.



serial load

To program the X and Y registers serially, the device is reset with FS0/SD and FS1/SEN high during the low-to-high transition of RST. After this reset is complete, the X-and Y-register values are loaded bitwise through FS0/SD on each low-to-high transition of CLKA that FS1/SEN is low. Twenty bit writes are needed to complete the programming. The first bit write stores the most-significant bit of the Y register and the last bit write stores the least-significant bit of the the X register. Each register value can be programmed from 1 to 1020.

When the option to program the offset registers serially is chosen, the IR remains low until all 20 bits are written. IR is set high by the low-to-high transition of CLKA after the last bit is loaded to allow normal FIFO operation.

FIFO write/read operation

The state of the port-A data (A0–A35) outputs is controlled by the port-A chip select (\overline{CSA}) and the port-A write/read select (W/\overline{RA}). The A0–A35 outputs are in the high-impedance state when either \overline{CSA} or W/\overline{RA} is high. The A0–A35 outputs are active when both \overline{CSA} and W/\overline{RA} are low.

Data is loaded into the FIFO from the A0–A35 inputs on a low-to-high transition of CLKA when \overline{CSA} and the port-A mailbox select (MBA) are low, W/ \overline{RA} , the port-A enable (ENA), and the IR flag are high (see Table 2). Writes to the FIFO are independent of any concurrent FIFO reads.

CSA	W/RA	ENA	MBA	CLKA	A0-A35 OUTPUTS	PORT FUNCTION
Н	Х	Х	Х	Х	In high-impedance state	None
L	н	L	Х	Х	In high-impedance state	None
L	н	н	L	↑	In high-impedance state	FIFO write
L	н	Н	Н	\uparrow	In high-impedance state	Mail1 write
L	L	L	L	Х	Active, mail2 register	None
L	L	Н	L	↑	Active, mail2 register	None
L	L	L	Н	Х	Active, mail2 register	None
L	L	Н	Н	\uparrow	Active, mail2 register	Mail2 read (set MBF2 high)

Table 2. Port-A Enable Function Table

The port-B control signals are identical to those of port A, with the exception that the port-B write/read select (\overline{W}/RB) is the inverse of W/RA. The state of the port-B data (B0–B35) outputs is controlled by the port-B chip select (\overline{CSB}) and \overline{W}/RB . The B0–B35 outputs are in the high-impedance state when either \overline{CSB} is high or \overline{W}/RB is low. The B0–B35 outputs are active when \overline{CSB} is low and \overline{W}/RB is high.

Data is read from the FIFO to its output register on a low-to-high transition of CLKB when \overline{CSB} and the port-B mailbox select (MBB) are low, \overline{W}/RB , the port-B enable (ENB), and the OR flag are high (see Table 3). Reads from the FIFO are independent of any concurrent FIFO writes.



FIFO write/read operation (continued)

CSB	W/RB	ENB	MBB	CLKB	B0-B35 OUTPUTS PORT FUNCTION	
Н	Х	Х	Х	Х	In high-impedance state	None
L	L	L	х	Х	In high-impedance state	None
L	L	Н	L	\uparrow	In high-impedance state None	
L	L	Н	н	\uparrow	In high-impedance state	Mail2 write
L	н	L	L	Х	Active, FIFO output register None	
L	Н	Н	L	\uparrow	Active, FIFO output register FIFO read	
L	Н	L	Н	х	Active, mail1 register None	
L	н	Н	н	\uparrow	Active, mail1 register Mail1 read (set MBF1	

Table 3. Port-B Enable Function Table

The setup- and hold-time constraints to the port clocks for the port-chip selects and write/read selects are only for enabling write and read operations and are not related to high-impedance control of the data outputs. If a port enable is low during a clock cycle, the port-chip select and write/read select can change states during the setup- and hold-time window of the cycle.

When the OR is low, the next data word is sent to the FIFO output register automatically by the CLKB low-to-high transition that sets OR high. When OR is high, an available data word is clocked to the FIFO output register only when a FIFO read is selected by $\overline{\text{CSB}}$, $\overline{\text{W}/\text{RB}}$, ENB, and MBB.

synchronized FIFO flags

Each FIFO flag is synchronized to its port clock through at least two flip-flop stages. This is done to improve the flag's reliability by reducing the probability of metastable events on their outputs when CLKA and CLKB operate asynchronously to one another. OR and AE are synchronized to CLKB. IR and AF are synchronized to CLKA. Table 4 shows the relationship of each flag to the number of words stored in memory.

NUMBER OF WORDS IN FIFO†‡		RONIZED CLKB	SYNCHRONIZED TO CLKA		
FIFUT +	OR	AE	AF	IR	
0	L	L	Н	Н	
1 to X	н	L	н	Н	
(X + 1) to [1024 – (Y + 1)]	Н	Н	н	Н	
(1024 – Y) to 1023	Н	Н	L	Н	
1024	Н	Н	L	L	

Table 4. FIFO Flag Operation

 † X is the almost-empty offset for \overline{AE} . Y is the almost-full offset for \overline{AF} .

[‡] When a word is present in the FIFO output register, its previous memory location is free.



output-ready flag (OR)

The OR flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). When the OR flag is high, new data is present in the FIFO output register. When the OR flag is low, the previous data word is present in the FIFO output register and attempted FIFO reads are ignored.

A FIFO read pointer is incremented each time a new word is clocked to its output register. From the time a word is written to a FIFO, it can be shifted to the FIFO output register in a minimum of three cycles of CLKB; therefore, an OR flag is low if a word in memory is the next data to be sent to the FIFO output register and three CLKB cycles have not elapsed since the time the word was written. The OR flag of the FIFO remains low until the third low-to-high transition of CLKB occurs, simultaneously forcing the OR flag high and shifting the word to the FIFO output register.

A low-to-high transition on CLKB begins the first synchronization cycle of a write if the clock transition occurs at time $t_{sk(1)}$, or greater, after the write. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 6).

input-ready flag (IR)

The IR flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). When the IR flag is high, a memory location is free in the SRAM to write new data. No memory locations are free when the IR flag is low and attempted writes to the FIFO are ignored.

Each time a word is written to a FIFO, its write pointer is incremented. From the time a word is read from a FIFO, its previous memory location is ready to be written in a minimum of three cycles of CLKA; therefore, an IR flag is low if less than two cycles of CLKA have elapsed since the next memory write location has been read. The second low-to-high transition on CLKA after the read sets the IR flag high, and data can be written in the following cycle.

A low-to-high transition on CLKA begins the first synchronization cycle of a read if the clock transition occurs at time $t_{sk(1)}$, or greater, after the read. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 7).

almost-empty flag (AE)

The \overline{AE} flag of a FIFO is synchronized to the port clock that reads data from its array (CLKB). The almost-empty state is defined by the contents of register X. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see *almost-empty flag and almost-full flag offset programming*). The \overline{AE} flag is low when the FIFO contains X or fewer words and is high when the FIFO contains (X + 1) or more words. A data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of CLKB are required after a FIFO write for the \overline{AE} flag to reflect the new level of fill; therefore, the \overline{AE} flag of a FIFO containing (X + 1) or more words remains low if two cycles of CLKB have not elapsed since the write that filled the memory to the (X + 1) level. An \overline{AE} flag is set high by the second low-to-high transition of CLKB after the FIFO write that fills memory to the (X + 1) level. A low-to-high transition of CLKB begins the first synchronization cycle if it occurs at time t_{sk(2)}, or greater, after the write that fills the FIFO to (X + 1) words. Otherwise, the subsequent CLKB cycle can be the first synchronization cycle (see Figure 8).



almost-full flag (AF)

The \overline{AF} flag of a FIFO is synchronized to the port clock that writes data to its array (CLKA). The almost-full state is defined by the contents of register Y. This register is loaded with a preset value during a FIFO reset, programmed from port A, or programmed serially (see *almost-empty flag and almost-full flag offset programming*). The \overline{AF} flag is low when the number of words in the FIFO is greater than or equal to (1024 - Y). The \overline{AF} flag is high when the number of words in the FIFO is less than or equal to [1024 - (Y + 1)]. A data word present in the FIFO output register has been read from memory.

Two low-to-high transitions of CLKA are required after a FIFO read for its \overline{AF} flag to reflect the new level of fill. Therefore, the \overline{AF} flag of a FIFO containing [1024 – (Y + 1)] or fewer words remains low if two cycles of CLKA have not elapsed since the read that reduced the number of words in memory to [1024 – (Y + 1)]. An \overline{AF} flag is set high by the second low-to-high transition of CLKA after the FIFO read that reduces the number of words in memory to [1024 – (Y + 1)]. A low-to-high transition of CLKA begins the first synchronization cycle if it occurs at time t_{sk(2)}, or greater, after the read that reduces the number of words in memory to [1024 – (Y + 1)]. Otherwise, the subsequent CLKA cycle can be the first synchronization cycle (see Figure 9).

synchronous retransmit

The synchronous retransmit feature of the SN74ACT3641 allows FIFO data to be read repeatedly starting at a user-selected position. The FIFO is first put into retransmit mode to select a beginning word and prevent ongoing FIFO write operations from destroying retransmit data. Data vectors with a minimum length of three words can retransmit repeatedly, starting at the selected word. The FIFO can be taken out of retransmit mode at any time and allow normal device operation.

The FIFO is put in retransmit mode by a low-to-high transition on CLKB when the retransmit mode (RTM) input is high and OR is high. This rising CLKB edge marks the data present in the FIFO output register as the first retransmit data. The FIFO remains in retransmit mode until a low-to-high transition occurs while RTM is low.

When two or more reads have been done past the initial retransmit word, a retransmit is initiated by a low-to-high transition on CLKB when the read-from-mark (RFM) input is high. This rising CLKB edge shifts the first retransmit word to the FIFO output register and subsequent reads can begin immediately. Retransmit loops can be done endlessly while the FIFO is in retransmit mode. RFM must be low during the CLKB rising edge that takes the FIFO out of retransmit mode.

When the FIFO is put into retransmit mode, it operates with two read pointers. The current read pointer operates normally, incrementing each time a new word is shifted to the FIFO output register and used by the OR and \overline{AE} flags. The shadow read pointer stores the SRAM location at the time the device is put into retransmit mode and does not change until the device is taken out of retransmit mode. The shadow read pointer is used by the IR and \overline{AF} flags. Data writes can proceed while the FIFO is in retransmit mode, but \overline{AF} is set low by the write that stores (1024 – Y) words after the first retransmit word. The IR flag is set low by the 1024th write after the first retransmit word.

When the FIFO is in retransmit mode and RFM is high, a rising CLKB edge loads the current read pointer with the shadow read-pointer value and the OR flag reflects the new level of fill immediately. If the retransmit changes the FIFO status out of the almost-empty range, up to two CLKB rising edges after the retransmit cycle are needed to switch \overline{AE} high (see Figure 11). The rising CLKB edge that takes the FIFO out of retransmit mode shifts the read pointer used by the IR and \overline{AF} flags from the shadow to the current read pointer. If the change of read pointer used by IR and \overline{AF} should cause one or both flags to transition high, at least two CLKA synchronizing cycles are needed before the flags reflect the change. A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time t_{sk(1)}, or greater, after the rising CLKB edge (see Figure 12). A rising CLKA edge after the FIFO is taken out of retransmit mode is the first synchronizing cycle of IR if it occurs at time t_{sk(2)}, or greater, after the rising CLKB edge (see Figure 14).



mailbox registers

Two 36-bit bypass registers are on the SN74ACT3641 to pass command and control information between port A and port B. The mailbox-select (MBA, MBB) inputs choose between a mail register and a FIFO for a port data transfer operation. A low-to-high transition on CLKA writes A0–A35 data to the mail1 register when a port A write is selected by CSA, W/RA, and ENA with MBA high. A low-to-high transition on CLKB writes B0–B35 data to the mail2 register when a port-B write is selected by CSB, W/RB, and ENB with MBB high. Writing data to a mail register sets its corresponding flag (MBF1 or MBF2) low. Attempted writes to a mail register are ignored while its mail flag is low.

When the port-B data (B0–B35) outputs are active, the data on the bus comes from the FIFO output register when the port-B mailbox select (MBB) input is low and from the mail1 register when MBB is high. Mail2 data is always present on the port-A data (A0–A35) outputs when they are active. The mail1 register flag ($\overline{\text{MBF1}}$) is set high by a low-to-high transition on CLKB when a port-B read is selected by $\overline{\text{CSB}}$, $\overline{\text{W/RB}}$, and $\overline{\text{ENB}}$ with MBB high. The mail2 register flag ($\overline{\text{MBF2}}$) is set high by a low-to-high transition on CLKB when a port-B read is selected by $\overline{\text{CSB}}$, $\overline{\text{W/RB}}$, and $\overline{\text{ENB}}$ with $\overline{\text{MBB}}$ high. The mail2 register flag ($\overline{\text{MBF2}}$) is set high by a low-to-high transition on CLKA when a port-A read is selected by $\overline{\text{CSA}}$, $\overline{\text{W/RA}}$, and $\overline{\text{ENA}}$ with MBA high. The data in a mail register remains intact after it is read and changes only when new data is written to the register.





Figure 1. FIFO Reset Loading X and Y With a Preset Value of Eight




SN74ACT3641 1024×36 **CLOCKED FIRST-IN, FIRST-OUT MEMORY**

SCAS338C - JANUARY 1994 - REVISED OCTOBER 1997



NOTE A: $\overline{CSA} = L$, $W/\overline{R}A = H$, MBA = L. It is not necessary to program offset register on consecutive clock cycles.





NOTE A: It is not necessary to program offset register bits on consecutive clock cycles. FIFO write attempts are ignored until IR is set high.

Figure 3. Programming the AF Flag and AE Flag Offset Values Serially






Figure 4. FIFO Write-Cycle Timing





Figure 5. FIFO Read-Cycle Timing



SN74ACT3641 1024×36 CLOCKED FIRST-IN, FIRST-OUT MEMORY


SCAS338C - JANUARY 1994 - REVISED OCTOBER 1997



⁺ $t_{sk(1)}$ is the minimum time between a rising CLKA edge and a rising CLKB edge for OR to transition high and to clock the next word to the FIFO output register in three CLKB cycles. If the time between the rising CLKA edge and rising CLKB edge is less than $t_{sk(1)}$, the transition of OR high and the first word load to the output register can occur one CLKB cycle later than shown.

Figure 6. OR-Flag Timing and First Data-Word Fall-Through When the FIFO Is Empty







[†] t_{sk(1)} is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t_{sk(1)}, IR can transition high one CLKA cycle later than shown.

Figure 7. IR-Flag Timing and First Available Write When the FIFO Is Full





[†] t_{sk(2)} is the minimum time between a rising CLKA edge and a rising CLKB edge for AE to transition high in the next CLKB cycle. If the time between the rising CLKA edge and rising CLKB edge is less than t_{sk(2)}, AE can transition high one CLKB cycle later than shown.
NOTE A: FIFO write (CSA = L, W/RA = H, MBA = L), FIFO read (CSB = L, W/RB = H, MBB = L)




‡ t_{Sk(2)} is the minimum time between a rising CLKA edge and a rising CLKB edge for AF to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t_{Sk(2)}, AF can transition high one CLKA cycle later than shown. NOTE A: FIFO write (CSA = L, W/RA = H, MBA = L), FIFO read (CSB = L, W/RB = H, MBB = L)

Figure 9. Timing for AF When FIFO Is Almost Full




SN74ACT3641 1024 imes 36**CLOCKED FIRST-IN, FIRST-OUT MEMORY**

SCAS338C - JANUARY 1994 - REVISED OCTOBER 1997



NOTE A: CSB = L, W/RB = H, MBB = L. No input enables other than RTM and RFM are needed to control retransmit mode or begin a retransmit. Other enables are shown only to relate retransmit operations to the FIFO output register.






NOTE A: X is the value loaded in the \overline{AE} flag offset register.

Figure 11. AE Maximum Latency When Retransmit Increases the Number of Stored Words Above X




SN74ACT3641 1024×36 CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS338C - JANUARY 1994 - REVISED OCTOBER 1997



t tsk(1) is the minimum time between a rising CLKB edge and a rising CLKA edge for IR to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than tsk(1), IR can transition high one CLKA cycle later than shown.

Figure 12. IR Timing From the End of Retransmit Mode When One or More Write Locations Are Available



t_{sk(2)} is the minimum time between a rising CLKB edge and a rising CLKA edge for AF to transition high in the next CLKA cycle. If the time between the rising CLKB edge and rising CLKA edge is less than t_{sk(2)}, AF can transition high one CLKA cycle later than shown. NOTE A: Y is the value loaded in the AF flag offset register.

Figure 13. AF Timing From the End of Retransmit Mode When (Y + 1) or More Write Locations Are Available






Figure 14. Timing for Mail1 Register and MBF1 Flag



CLKB	
CSB	tsu(EN2)
W/RB	
MBB	
ENB	
B0-B35	$\underbrace{tsu(D)}_{W} \underbrace{W_{I}}_{V} \underbrace{W_{I}} \underbrace{W_{I}}_{V} \underbrace{W_{I}} \underbrace{W}} \underbrace{W_{I}} \underbrace{W}} W_{\mathsf{$
CLKA	
MBF2	tpd(C-MF) → tpd(C
CSA	
W/RA	
MBA	
ENA	tsu(EN1)
A0-A35	ten ten to the ten ten ten ten ten ten ten ten ten te

Figure 15. Timing for Mail2 Register and MBF2 Flag



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)[†]

$\begin{array}{c} \mbox{Continuous current through V}_{CC} \mbox{ or GND } & \pm 400 \mbox{ mA} \\ \mbox{Package thermal impedance, } \theta_{JA} \mbox{ (see Note 2): PCB package } & 28^{\circ}C/W \\ & PQ \mbox{ package } & 46^{\circ}C/W \\ \mbox{Storage temperature range, } T_{stg} & \dots & -65^{\circ}C \mbox{ to } 150^{\circ}C \end{array}$
--

⁺ Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. The input and output voltage ratings may be exceeded provided the input and output current ratings are observed.

2. The package thermal impedance is calculated in accordance with JESD 51.

recommended operating conditions

		MIN	MAX	UNIT
VCC	Supply voltage	4.5	5.5	V
VIH	High-level input voltage	2		V
VIL	Low-level input voltage		0.8	V
ЮН	High-level output current		-4	mA
IOL	Low-level output current		8	mA
TA	Operating free-air temperature	0	70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIC	DNS		MIN	TYP‡	MAX	UNIT	
VOH	V _{CC} = 4.5 V,	$I_{OH} = -4 \text{ mA}$			2.4			V	
V _{OL}	V _{CC} = 4.5 V,	I _{OL} = 8 mA					0.5	V	
Ц	V _{CC} = 5.5 V,	$V_{I} = V_{CC} \text{ or } 0$					±5	μΑ	
I _{OZ}	V _{CC} = 5.5 V,	$V_{O} = V_{CC} \text{ or } 0$					±5	μΑ	
ICC	V _{CC} = 5.5 V,	$V_{I} = V_{CC} - 0.2 V \text{ or } 0$		_			400	μΑ	
			$\overline{CSA} = V_{IH}$	A0-A35		0			
	V_{CC} = 5.5 V, One input at 3.4 V, Other inputs at V_{CC} or GND		$\overline{\text{CSB}} = V_{\text{IH}}$	B0-B35		0			
∆ICC§			$\overline{CSA} = V_{IL}$	A0-A35			1	mA	
			$\overline{\text{CSB}} = V_{\text{IL}}$	B0-B35			1		
			All other inputs				1		
Ci	$V_{I} = 0,$	f = 1 MHz				4		pF	
Co	$V_{O} = 0,$	f = 1 MHz				8		pF	

[‡] All typical values are at $V_{CC} = 5 V$, $T_A = 25^{\circ}C$.

§ This is the supply current when each input is at one of the specified TTL voltage levels rather than 0 V or V_{CC}.



timing requirements over recommended ranges of supply voltage and operating free-air temperature (see Figures 1 through 16)

		'ACT3	641-15	'ACT36	641-20	'ACT36	641-30	UNIT
		MIN	MAX	MIN	MAX	MIN	MAX	UNIT
fclock	Clock frequency, CLKA or CLKB		66.7		50		33.4	MHz
t _C	Clock cycle time, CLKA or CLKB	15		20		30		ns
^t w(CH)	Pulse duration, CLKA and CLKB high	6		8		12		ns
^t w(CL)	Pulse duration, CLKA and CLKB low	6		8		12		ns
^t su(D)	Setup time, A0–A35 before CLKA \uparrow and B0–B35 before CLKB \uparrow	5		6		7		ns
^t su(EN1)	Setup time, ENA to CLKA [↑] ; ENB to CLKB [↑]	5		6		7		ns
^t su(EN2)	Setup time, CSA, W/RA, and MBA to CLKA↑; CSB, W/RB, and MBB to CLKB↑	7		7.5		8		ns
^t su(RM)	Setup time, RTM and RFM to CLKB [↑]	6		6.5		7		ns
t _{su} (RS)	Setup time, RST low before CLKA↑ or CLKB↑†	5		6		7		ns
^t su(FS)	Setup time, FS0 and FS1 before RST high	9		10		11		ns
t _{su(SD)} ‡	Setup time, FS0/SD before CLKA↑	5		6		7		ns
^t su(SEN) [‡]	Setup time, FS1/SEN before CLKA↑	5		6		7		ns
^t h(D)	Hold time, A0–A35 after CLKA \uparrow and B0–B35 after CLKB \uparrow	0		0		0		ns
^t n(EN1)	Hold time, ENA after CLKA [↑] ; ENB after CLKB [↑]	0		0		0		ns
^t n(EN2)	Hold time, CSA, W/RA, and MBA after CLKA1; CSB, W/RB, and MBB after CLKB1	0		0		0		ns
^t n(RM)	Hold time, RTM and RFM after CLKB \uparrow	0		0		0		ns
^t h(RS)	Hold time, RST low after CLKA↑ or CLKB↑↑	5		6		7		ns
^t h(FS)	Hold time, FS0 and FS1 after RST high	0		0		0		ns
^t h(SP) [‡]	Hold time, FS1/SEN high after RST high	0		0		0		ns
^t h(SD) [‡]	Hold time, FS0/SD after CLKA↑	0		0		0		ns
^t h(SEN) [‡]	Hold time, FS1/SEN after CLKA↑	0		0		0		ns
^t sk(1) [§]	Skew time between CLKA \uparrow and CLKB \uparrow for OR and IR	9		11		13		ns
t _{sk(2)} §	Skew time between CLKA \uparrow and CLKB \uparrow for \overline{AE} and \overline{AF}	12		16		20		ns

[†]Requirement to count the clock edge as one of at least four needed to reset a FIFO

‡ Applies only when serial load method is used to program flag-offset registers

§ Skew time is not a timing constraint for proper device operation and is included only to illustrate the timing relationship between CLKA cycle and CLKB cycle.



switching characteristics over recommended ranges of supply voltage and operating free-air temperature, $C_L = 30 \text{ pF}$ (see Figures 1 through 15)


	PARAMETER	'ACT36	641-15	'ACT36	641-20	'ACT36	641-30	UNIT
	PARAMETER	MIN	MAX	MIN	MAX	MIN	MAX	UNIT
f _{max}		66.7		50		33.4		MHz
ta	Access time, CLKB↑ to B0-B35	3	11	3	13	3	15	ns
^t pd(C-IR)	Propagation delay time, CLKA↑ to IR	1	8	1	10	1	12	ns
^t pd(C-OR)	Propagation delay time, CLKB↑ to OR	1	8	1	10	1	12	ns
^t pd(C-AE)	Propagation delay time, CLKB↑ to AE	1	8	1	10	1	12	ns
^t pd(C-AF)	Propagation delay time, CLKA↑ to AF	1	8	1	10	1	12	ns
^t pd(C-MF)	Propagation delay time, CLKA \uparrow to $\overline{\text{MBF1}}$ low or $\overline{\text{MBF2}}$ high and CLKB \uparrow to $\overline{\text{MBF2}}$ low or MBF1 high	0	8	0	10	0	12	ns
^t pd(C-MR)	Propagation delay time, CLKA \uparrow to B0–B35 \dagger and CLKB \uparrow to A0–A35 \ddagger	3	13.5	3	15	3	17	ns
^t pd(M-DV)	Propagation delay time, MBB to B0-B35 valid	3	13	3	15	3	17	ns
^t pd(R-F)	Propagation delay time, \overline{RST} low to \overline{AE} low and \overline{AF} high	1	15	1	20	1	30	ns
t _{en}	Enable time, $\overline{\text{CSA}}$ and $W/\overline{\text{R}}\text{A}$ low to A0–A35 active and $\overline{\text{CSB}}$ low and \overline{W}/RB high to B0–B35 active	2	12	2	13	2	14	ns
^t dis	Disable time, \overline{CSA} or W/RA high to A0–A35 at high impedance and \overline{CSB} high or \overline{W}/RB low to B0–B35 at high impedance	1	8	1	10	1	11	ns


 † Writing data to the mail1 register when the B0–B35 outputs are active and MBB is high

 \ddagger Writing data to the mail2 register when the A0–A35 outputs are active and MBA is high




PARAMETER MEASUREMENT INFORMATION









TYPICAL CHARACTERISTICS

Figure 17

calculating power dissipation

The $I_{CC(f)}$ current in Figure 17 was taken while simultaneously reading and writing the FIFO on the SN74ACT3641 with CLKA and CLKB set to f_{clock} . All data inputs and data outputs change state during each clock cycle to consume the highest supply current. Data outputs are disconnected to normalize the graph to a zero-capacitance load. Once the capacitive load per data-output channel and the number of SN74ACT3641 inputs driven by TTL high levels are known, the power dissipation can be calculated with the equation below.

With $I_{CC(f)}$ taken from Figure 17, the maximum power dissipation (P_T) of the SN74ACT3641 can be calculated by:

$$\mathsf{P}_{\mathsf{T}} = \mathsf{V}_{\mathsf{CC}} \times [\mathsf{I}_{\mathsf{CC}(\mathsf{f})} + (\mathsf{N} \times \Delta \mathsf{I}_{\mathsf{CC}} \times \mathsf{dc})] + \Sigma(\mathsf{C}_{\mathsf{L}} \times \mathsf{V}_{\mathsf{CC}}^2 \times \mathsf{f}_{\mathsf{o}})$$

where:

Ν	= number of inputs driven by TTL levels
ΔI_{CC}	= increase in power-supply current for each input at a TTL high level
dc	= duty cycle of inputs at a TTL high level of 3.4 V
CL	 output capacitive load
f _o	 switching frequency of an output

When no reads or writes are occurring on the SN74ACT3641, the power dissipated by a single clock (CLKA or CLKB) input running at frequency f_{clock} is calculated by:

$$P_T = V_{CC} \times f_{clock} \times 0.29 \text{ mA/MHz}$$



PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74ACT3641-15PCB	ACTIVE	HLQFP	PCB	120	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ACT3641-15PQ	ACTIVE	BQFP	PQ	132	36	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
SN74ACT3641-20PCB	ACTIVE	HLQFP	PCB	120	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ACT3641-20PQ	ACTIVE	BQFP	PQ	132	36	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR
SN74ACT3641-30PCB	ACTIVE	HLQFP	PCB	120	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-3-260C-168 HR
SN74ACT3641-30PQ	ACTIVE	BQFP	PQ	132	36	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-4-260C-72 HR

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

⁽³⁾ MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


MECHANICAL DATA

MBQF001A - NOVEMBER 1995

PQ (S-PQFP-G***)

PLASTIC QUAD FLATPACK

100 LEAD SHOWN



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MO-069




MECHANICAL DATA

MHTQ004A - JANUARY 1995 - REVISED JANUARY 1998

PCB (S-PQFP-G120)

PLASTIC QUAD FLATPACK (DIE DOWN)



NOTES: A. All linear dimensions are in millimeters.

- B. This drawing is subject to change without notice.
- C. Thermally enhanced molded plastic package with a heat slug (HSL)
- D. Falls within JEDEC MS-026



IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products		Applications	
Amplifiers	amplifier.ti.com	Audio	www.ti.com/audio
Data Converters	ata Converters dataconverter.ti.com		www.ti.com/automotive
DSP	dsp.ti.com	Broadband	www.ti.com/broadband
Interface	interface.ti.com	Digital Control	www.ti.com/digitalcontrol
Logic	logic.ti.com	Military	www.ti.com/military
Power Mgmt	power.ti.com	Optical Networking	www.ti.com/opticalnetwork
Microcontrollers	microcontroller.ti.com	Security	www.ti.com/security
Low Power Wireless	www.ti.com/lpw	Telephony	www.ti.com/telephony
		Video & Imaging	www.ti.com/video
		Wireless	www.ti.com/wireless

Mailing Address:

Texas Instruments

Post Office Box 655303 Dallas, Texas 75265

Copyright © 2006, Texas Instruments Incorporated