Quad 2-Channel Multiplexer with 3-State Outputs

The MC74LVX257 is an advanced high speed CMOS quad 2-channel multiplexer fabricated with silicon gate CMOS technology. It consists of four 2-input digital multiplexers with common select (S) and enable (\overline{OE}) inputs. When (\overline{OE}) is held High, selection of data is inhibited and all the outputs go Low.

The select decoding determines whether the A or B inputs get routed to the corresponding Y outputs.

The inputs tolerate voltages up to 7.0 V, allowing the interface of 5.0 V systems to 3.0 V systems.

Features

- High Speed: $t_{PD} = 4.5 \text{ ns}$ (Typ) at $V_{CC} = 3.3 \text{ V}$
- Low Power Dissipation: $I_{CC} = 4 \mu A \text{ (Max)}$ at $T_A = 25 \text{°C}$
- High Noise Immunity: $V_{NIH} = V_{NIL} = 28\% V_{CC}$
- Power Down Protection Provided on Inputs
- Balanced Propagation Delays
- Designed for 2.0 V to 5.5 V Operating Range
- Low Noise: $V_{OLP} = 0.8 \text{ V (Max)}$
- Pin and Function Compatible with Other Standard Logic Families
- Latchup Performance Exceeds 300 mA
- Chip Complexity: FETs = 100; Equivalent Gates = 25
- ESD Performance:

Human Body Model > 2000 V; Machine Model > 200 V

• These Devices are Pb–Free and are RoHS Compliant



ON Semiconductor®


http://onsemi.com






SOIC-16 D SUFFIX CASE 751B TSSOP-16 DT SUFFIX CASE 948F

PIN ASSIGNMENT



MARKING DIAGRAMS





TSSOP-16

LVX257 = Specific Device Code A = Assembly Location

WL, L = Wafer Lot Y = Year WW, W = Work Week G or = = Pb-Free Package

(Note: Microdot may be in either location)

ORDERING INFORMATION

See detailed ordering and shipping information in the package dimensions section on page 2 of this data sheet.




Figure 1. Expanded Logic Diagram




Figure 2. IEC Logic Symbol

FUNCTION TABLE

Inp	Outputs	
ΟĒ	S	Y0 – Y3
Н	Х	Z
L	L	A0-A3
L	Н	B0-B3

A0 - A3, B0 - B3 = the levels of the respective Data–Word Inputs.

ORDERING INFORMATION

Device	Package	Shipping [†]
MC74LVX257DG	SOIC-16 (Pb-Free)	48 Units / Rail
MC74LVX257DR2G	SOIC-16 (Pb-Free)	2500 Tape & Reel
MC74LVX257DTG	TSSOP-16 (Pb-Free)	96 Units / Rail
MC74LVX257DTR2G	TSSOP-16 (Pb-Free)	2500 Tape & Reel

[†]For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

MAXIMUM RATINGS

Symbol	Para	Value	Unit	
V _{CC}	Positive DC Supply Voltage		-0.5 to +7.0	V
V _{IN}	Digital Input Voltage		-0.5 to +7.0	V
V _{OUT}	DC Output Voltage		-0.5 to V _{CC} +0.5	V
I _{IK}	Input Diode Current		-20	mA
I _{OK}	Output Diode Current		<u>±</u> 20	mA
I _{OUT}	DC Output Current, per Pin		<u>±</u> 25	mA
I _{CC}	DC Supply Current, V _{CC} and GND Pins		<u>±</u> 75	mA
P _D	Power Dissipation in Still Air	SOIC Package TSSOP	200 180	mW
T _{STG}	Storage Temperature Range		-65 to +150	°C
V _{ESD}	ESD Withstand Voltage	Human Body Model (Note 1) Machine Model (Note 2) Charged Device Model (Note 3)	> 2000 > 200 > 2000	V
I _{LATCHU} P	Latchup Performance	Above V _{CC} and Below GND at 125°C (Note 4)	<u>±</u> 300	mA
θ_{JA}	Thermal Resistance, Junction-to-Ambient	SOIC Package TSSOP	143 164	°C/W

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

- 1. Tested to EIA/JESD22-A114-A Tested to EIA/JESD22-A115-A
- 3. Tested to JESD22-C101-A
- 4. Tested to EIA/JESD78

RECOMMENDED OPERATING CONDITIONS

Symbol	Characteristics	Min	Max	Unit
V _{CC}	DC Supply Voltage	2.0	3.6	V
V _{IN}	DC Input Voltage	0	5.5	V
V _{OUT}	DC Output Voltage	0	V _{CC}	V
T _A	Operating Temperature Range, all Package Types	-40	85	°C
t _r , t _f	Input Rise or Fall Time $V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	0	100	ns/V

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, Vin and Vout should be constrained to the

range GND \leq (V_{in} or V_{out}) \leq V_{CC}. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

DC CHARACTERISTICS (Voltages Referenced to GND)

			V _{CC}	Т	A = 25°	C	-40°C ≤ 1	Γ _A ≤ 85°C	
Symbol	Parameter	Condition	(V)	Min	Тур	Max	Min	Max	Unit
V _{IH}	Minimum High-Level Input Voltage		2.0 3.0 3.6	0.75 V _{CC} 0.7 V _{CC} 0.7 V _{CC}			0.75 V _{CC} 0.7 V _{CC} 0.7 V _{CC}		V
V _{IL}	Maximum Low–Level Input Voltage		2.0 3.0 3.6			0.25 V _{CC} 0.3 V _{CC} 0.3 V _{CC}		0.25 V _{CC} 0.3 V _{CC} 0.3 V _{CC}	V
V _{OH}	High-Level Output Voltage	$I_{OH} = -50 \mu A$ $I_{OH} = -50 \mu A$ $I_{OH} = -4 \mu A$	2.0 3.0 3.0	1.9 2.9 2.58	2.0 3.0		1.9 2.9 2.48		V
V _{OL}	Low-Level Output Voltage	$I_{OL} = 50 \mu A$ $I_{OL} = 50 \mu A$ $I_{OL} = 4 \text{ mA}$	2.0 3.0 3.0		0.0 0.0	0.1 0.1 0.36		0.1 0.1 0.44	V
I _{OZ}	Maximum 3–State Leakage Current	$V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{OUT} = V_{CC} \text{ or GND}$	3.6			±0.1		±1.0	μΑ
I _{IN}	Input Leakage Current	V _{IN} = 5.5 V or GND	0 to 3.6			±0.1		±1.0	μΑ
I _{CC}	Maximum Quiescent Supply Current (per package)	$V_{IN} = V_{CC}$ or GND	3.6	1.0	1.0	2.0		40	μΑ

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

AC ELECTRICAL CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$)

					T _A = 25°C	;	-40°C ≤	$T_A \le 85^{\circ}C$	
Symbol	Parameter	Test Conditi	ons	Min	Тур	Max	Min	Max	Unit
t _{PLH} , t _{PHL}	Maximum Propagation Delay, A or B to Y	V _{CC} = 2.7 V	$C_L = 15pF$ $C_L = 50pF$		6.5 9.5	10.0 14.0	1.0 1.0	15.0 18.5	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		4.5 7.5	8.0 12.0	1.0 1.0	10.0 13.5	
t _{PLH} , t _{PHL}	Maximum Propagation Delay, S to Y	V _{CC} = 2.7 V	$C_L = 15pF$ $C_L = 50pF$		8.0 10.5	12.0 15.5	1.0 1.0	17.0 20.0	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$	$C_L = 15pF$ $C_L = 50pF$		6.0 8.5	10.0 13.5	1.0 1.0	12.0 15.5	
t _{PZL} , t _{PZH}	Maximum Output Enable, Time, OE to Y	$V_{CC} = 2.7 \text{ V}$ $R_L = 1 \text{ k}\Omega$	$C_L = 15pF$ $C_L = 50pF$		7.5 10.5	11.5 15.0	1.0 1.0	16.5 18.0	ns
		$V_{CC} = 3.3 \text{ V} \pm 0.3 \text{ V}$ $R_L = 1 \text{ k}\Omega$	$C_L = 15pF$ $C_L = 50pF$		5.5 8.5	9.5 13.0	1.0 1.0	11.5 15.0	
t _{PLZ} , t _{PHZ}	Maximum Output Disable, Time, OE to Y	$V_{CC} = 2.7$ $R_L = 1 \text{ k}\Omega$	C _L = 50pF		13.0	17.0	1.0	18.0	ns
		V_{CC} = 3.3 V ± 0.3 V R_L = 1 k Ω	C _L = 50pF		12	17.0	1.0	18.0	
C _{IN}	Maximum Input Capacitance				4	10		10	pF
				Typical @ 25°C, V _{CC} = 3.3 V		•			
C_{PD}	Power Dissipation Capac	citance (Note 5)	Ē			20			pF

^{5.} C_{PD} is defined as the value of the internal equivalent capacitance which is calculated from the operating current consumption without load. Average operating current can be obtained by the equation: I_{CC(OPR)} = C_{PD} • V_{CC} • f_{in} + I_{CC}. C_{PD} is used to determine the no–load dynamic power consumption; P_D = C_{PD} • V_{CC}² • f_{in} + I_{CC} • V_{CC}.

NOISE CHARACTERISTICS (Input $t_r = t_f = 3.0 \text{ ns}$, $C_L = 50 \text{ pF}$, $V_{CC} = 3.3 \text{ V}$)

		T _A = 25°C		
Symbol	Characteristic	Тур	Max	Unit
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	0.3	0.5	V
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	-0.3	-0.5	V
V _{IHD}	Minimum High Level Dynamic Input Voltage		2.0	V
V_{ILD}	Maximum Low Level Dynamic Input Voltage		0.8	V




Figure 3. Switching Waveform






Figure 4. Switching Waveform



*Includes all probe and jig capacitance



*Includes all probe and jig capacitance

Figure 5. Test Circuit

Figure 6. Test Circuit





Figure 7. Input Equivalent Circuit

PACKAGE DIMENSIONS

TSSOP-16 CASE 948F **ISSUE B**




- NOTES:
 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
 2. CONTROLLING DIMENSION: MILLIMETER.
 3. DIMENSION A DOES NOT INCLUDE MOLD FLASH. PROTRUSIONS OR GATE BURRS.

 - FLASH. PROTRUSIONS OR GATE BURRS.
 MOLD FLASH OR GATE BURRS SHALL NOT
 EXCEED 0.15 (0.006) PER SIDE.
 4. DIMENSION B DOES NOT INCLUDE
 INTERLEAD FLASH OR PROTRUSION.
 INTERLEAD FLASH OR PROTRUSION SHALL
 NOT EXCEED 0.25 (0.010) PER SIDE.
 5. DIMENSION K DOES NOT INCLUDE
 DAMBAR PROTRUSION. ALLOWABLE
 DAMBAR PROTRUSION SHALL BE 0.08
 (0.003) TOTAL IN EXCESS OF THE K
 DIMENSION AT MAXIMUM MATERIAL
 CONDITION. CONDITION.
 6. TERMINAL NUMBERS ARE SHOWN FOR

 - 7. DIMENSION A AND B ARE TO BE DETERMINED AT DATUM PLANE -W-.

	MILLIMETERS		INCHES		
DIM	MIN	MAX	MIN	MAX	
Α	4.90	5.10	0.193	0.200	
В	4.30	4.50	0.169	0.177	
С		1.20		0.047	
D	0.05	0.15	0.002	0.006	
F	0.50	0.75	0.020	0.030	
G	0.65	BSC	0.026 BSC		
Н	0.18	0.28	0.007	0.011	
J	0.09	0.20	0.004	0.008	
J1	0.09	0.16	0.004	0.006	
K	0.19	0.30	0.007	0.012	
K1	0.19	0.25	0.007	0.010	
L	6.40	BSC	0.252 BSC		
М	0°	8°	0°	8 °	


SOLDERING FOOTPRINT*



*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

PACKAGE DIMENSIONS

SOIC-16 CASE 751B-05 ISSUE K




NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982.
- CONTROLLING DIMENSION: MILLIMETER.
 DIMENSIONS A AND B DO NOT INCLUDE MOLD
- PROTRUSION.

 MAXIMUM MOLD PROTRUSION 0.15 (0.006) PER SIDE.
- DIMENSION D DOES NOT INCLUDE DAMBAR
 PROTRUSION. ALLOWABLE DAMBAR PROTRUSION SHALL BE 0.127 (0.005) TOTAL IN EXCESS OF THE D DIMENSION AT MAXIMUM MATERIAL CONDITION.

	MILLIMETERS		INC	HES
DIM	MIN	MAX	MIN	MAX
Α	9.80	10.00	0.386	0.393
В	3.80	4.00	0.150	0.157
С	1.35	1.75	0.054	0.068
D	0.35	0.49	0.014	0.019
F	0.40	1.25	0.016	0.049
G	1.27 BSC		0.050	BSC
J	0.19	0.25	0.008	0.009
K	0.10	0.25	0.004	0.009
M	0°	7°	0 °	7°
Р	5.80	6.20	0.229	0.244
R	0.25	0.50	0.010	0.019

SOLDERING FOOTPRINT*



DIMENSIONS: MILLIMETERS

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and the 👊 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries. SCILLC owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of SCILLC's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

PUBLICATION ORDERING INFORMATION

LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163, Denver, Colorado 80217 USA

Phone: 303–675–2175 or 800–344–3860 Toll Free USA/Canada **Fax**: 303–675–2176 or 800–344–3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free USA/Canada

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910

Japan Customer Focus Center Phone: 81–3–5817–1050

ON Semiconductor Website: www.onsemi.com

Order Literature: http://www.onsemi.com/orderlit

For additional information, please contact your local Sales Representative