54LS/74LS574

011568

OCTAL D-TYPE FLIP-FLOP

(With 3-State Outputs)

DESCRIPTION — The '574 is a high speed low power octal flip-flop with a buffered common Clock (CP) and a buffered common Output Enable (\overline{OE}). The information presented to the D inputs is stored in the flip-flops on the LOW-to-HIGH Clock (CP) transition.


This device is functionally identical to the 'LS374 except for the pinouts. For complete discussions of operations, truth tables, ac and dc electrical specifications, refer to the 'LS374 data sheet.

- INPUTS AND OUTPUTS ON OPPOSITE SIDES OF PACKAGE ALLOWING EASY INTERFACE WITH MICROPROCESSORS
- USEFUL AS INPUT OR OUTPUT PORT FOR MICROPROCESSORS
- FUNCTIONALLY IDENTICAL TO 'L\$374
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS
- FULLY TTL AND CMOS COMPATIBLE


ORDERING CODE: See Section 9

	PIN OUT	COMMERCIAL GRADE	MILITARY GRADE	DVO	
PKGS		V _{CC} = +5.0 V ±5%, T _A = 0°C to +70°C	V _{CC} = +5.0 V ±10%, T _A = -55° C to +125° C	PKG TYPE	
Plastic DIP (P)	Α	74LS574PC		9Z	
Ceramic DIP (D)	Α	74LS574DC	54LS574DM	4E	
Flatpak (F)	Α	74LS574FC	54LS574FM	4F	

CONNECTION DIAGRAM PINOUT A



LOGIC SYMBOL



INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	DESCRIPTION	54/74LS (U.L.) HIGH/LOW
D ₀ — D ₇ <u>CP</u> <u>OE</u> O ₀ — O ₇	Data Inputs Clock Pulse Input (Active Rising Edge) 3-State Output Enable Input (Active LOW) 3-State Outputs	0.5/0.25 0.5/0.25 0.5/0.25 65/15 (25)/(7.5)