## MKE04P80M48SF0

## Sub-Family Data Sheet

## Supports the following: <br> MKE04Z64VLD4(R), MKE04Z128VLD4(R), MKE04Z64VQH4(R), MKE04Z128VQH4(R), MKE04Z64VLH4(R), MKE04Z128VLH4(R), MKE04Z64VLK4(R) and MKE04Z128VLK4(R)

## Key features

- Operating characteristics
- Voltage range: 2.7 to 5.5 V
- Flash write voltage range: 2.7 to 5.5 V
- Temperature range (ambient): -40 to $105^{\circ} \mathrm{C}$
- Performance
- Up to 48 MHz ARM® Cortex-M0+ core
- Single cycle 32-bit x 32-bit multiplier
- Single cycle I/O access port
- Memories and memory interfaces
- Up to 128 KB flash
- Up to 16 KB RAM
- Clocks
- Oscillator (OSC) - supports 32.768 kHz crystal or 4 MHz to 24 MHz crystal or ceramic resonator; choice of low power or high gain oscillators
- Internal clock source (ICS) - internal FLL with internal or external reference, 37.5 kHz pretrimmed internal reference for 48 MHz system clock
- Internal 1 kHz low-power oscillator (LPO)
- System peripherals
- Power management module (PMC) with three power modes: Run, Wait, Stop
- Low-voltage detection (LVD) with reset or interrupt, selectable trip points
- Watchdog with independent clock source (WDOG)
- Programmable cyclic redundancy check module (CRC)
- Serial wire debug interface (SWD)
- Aliased SRAM bitband region (BIT-BAND)
- Bit manipulation engine (BME)
- Security and integrity modules
- 80-bit unique identification (ID) number per chip
- Human-machine interface
- Up to 71 general-purpose input/output (GPIO)
- Two 32-bit keyboard interrupt modules (KBI)
- External interrupt (IRQ)
- Analog modules
- One up to 16-channel 12-bit SAR ADC, operation in Stop mode, optional hardware trigger (ADC)
- Two analog comparators containing a 6-bit DAC and programmable reference input (ACMP)
- Timers
- One 6-channel FlexTimer/PWM (FTM)
- Two 2-channel FlexTimer/PWM (FTM)
- One 2-channel periodic interrupt timer (PIT)
- One pulse width timer (PWT)
- One real-time clock (RTC)

Freescale reserves the right to change the detail specifications as may be required to permit improvements in the design of its products.
© 2013-2014 Freescale Semiconductor, Inc.

- Communication interfaces
- Two SPI modules (SPI)
- Up to three UART modules (UART)
- Two I2C modules (I2C)
- Package options
- 80-pin LQFP
- 64-pin QFP/LQFP
- 44-pin LQFP


## Table of Contents

1 Ordering parts .....  4
1.1 Determining valid orderable parts. .....  4
2 Part identification .....  4
2.1 Description .....  4
2.2 Format .....  4
2.3 Fields .....  4
2.4 Example .....  5
3 Parameter classification. .....  5
4 Ratings. .....  6
4.1 Thermal handling ratings .....  6
4.2 Moisture handling ratings .....  6
4.3 ESD handling ratings .....  6
4.4 Voltage and current operating ratings. .....  7
5 General. .....  7
5.1 Nonswitching electrical specifications. .....  7
5.1.1 DC characteristics. .....  7
5.1.2 Supply current characteristics. ..... 14
5.1.3 EMC performance. ..... 15
5.2 Switching specifications ..... 16
5.2.1 Control timing ..... 16
5.2.2 FTM module timing ..... 17
5.3 Thermal specifications ..... 18
5.3.1 Thermal characteristics ..... 18
6 Peripheral operating requirements and behaviors. ..... 20
6.1 Core modules ..... 20
6.1.1 SWD electricals ..... 20
6.2 External oscillator (OSC) and ICS characteristics .....  21
6.3 NVM specifications. ..... 23
6.4 Analog. ..... 24
6.4.1 ADC characteristics ..... 24
6.4.2 Analog comparator (ACMP) electricals. ..... 26
6.5 Communication interfaces ..... 27
6.5.1 SPI switching specifications. ..... 27
7 Dimensions. ..... 30
7.1 Obtaining package dimensions ..... 30
8 Pinout. ..... 31
8.1 Signal multiplexing and pin assignments ..... 31
8.2 Device pin assignment. ..... 33
9 Revision history ..... 36

## 1 Ordering parts

### 1.1 Determining valid orderable parts

Valid orderable part numbers are provided on the web. To determine the orderable part numbers for this device, go to freescale.com and perform a part number search for the following device numbers: KE06Z.

## 2 Part identification

### 2.1 Description

Part numbers for the chip have fields that identify the specific part. You can use the values of these fields to determine the specific part you have received.

### 2.2 Format

Part numbers for this device have the following format:
Q KE\#\# A FFF R T PP CC N

### 2.3 Fields

This table lists the possible values for each field in the part number (not all combinations are valid):

| Field | Description | Values |
| :---: | :---: | :--- |
| Q | Qualification status | $\bullet \mathrm{M}=$ Fully qualified, general market flow <br>  |
| KE\#\# | Kinetis family | $\bullet$ KE04 |
| A | Key attribute | $\bullet \mathrm{Z}=\mathrm{M} 0+$ core |
| FFF | Program flash memory size | $\bullet 128=128 \mathrm{~KB}$ |
| R | Silicon revision | $\bullet$ (Blank $)=$ Main |
|  |  | Temperature range $\left({ }^{\circ} \mathrm{C}\right)$ |

Table continues on the next page...
Sub-Family Data Sheet, Rev3, 5/2014.

| Field | Description | Values |
| :---: | :---: | :--- |
|  |  | $\bullet$ QH $=64$ QFP $(14 \mathrm{~mm} \times 14 \mathrm{~mm})$ |
|  |  | $\bullet$ LH $=64 \mathrm{LQFP}(10 \mathrm{~mm} \times 10 \mathrm{~mm})$ |
|  |  | $\bullet$ LK $=80 \mathrm{LQFP}(14 \mathrm{~mm} \times 14 \mathrm{~mm})$ |
| CC | Maximum CPU frequency $(\mathrm{MHz})$ | $\bullet 4=48 \mathrm{MHz}$ |
| N | Packaging type | •R = Tape and reel |
|  |  | • (Blank) = Trays |

### 2.4 Example

This is an example part number:
MKE06Z128VLK4

## 3 Parameter classification

The electrical parameters shown in this supplement are guaranteed by various methods. To give the customer a better understanding, the following classification is used and the parameters are tagged accordingly in the tables where appropriate:

Table 1. Parameter classifications

| P | Those parameters are guaranteed during production testing on each individual device. |
| :---: | :--- |
| C | Those parameters are achieved by the design characterization by measuring a statistically relevant sample size <br> across process variations. |
| T | Those parameters are achieved by design characterization on a small sample size from typical devices under <br> typical conditions unless otherwise noted. All values shown in the typical column are within this category. |
| D | Those parameters are derived mainly from simulations. |

## NOTE

The classification is shown in the column labeled "C" in the parameter tables where appropriate.

## 4 Ratings

### 4.1 Thermal handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{T}_{\text {STG }}$ | Storage temperature | -55 | 150 | ${ }^{\circ} \mathrm{C}$ | 1 |
| $\mathrm{~T}_{\text {SDR }}$ | Solder temperature, lead-free | - | 260 | ${ }^{\circ} \mathrm{C}$ | 2 |

1. Determined according to JEDEC Standard JESD22-A103, High Temperature Storage Life.
2. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 4.2 Moisture handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| MSL | Moisture sensitivity level | - | 3 | - | 1 |

1. Determined according to IPC/JEDEC Standard J-STD-020, Moisture/Reflow Sensitivity Classification for Nonhermetic Solid State Surface Mount Devices.

### 4.3 ESD handling ratings

| Symbol | Description | Min. | Max. | Unit | Notes |
| :---: | :--- | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {HBM }}$ | Electrostatic discharge voltage, human body model | -6000 | +6000 | V | 1 |
| $\mathrm{~V}_{\text {CDM }}$ | Electrostatic discharge voltage, charged-device model | -500 | +500 | V | 2 |
| $\mathrm{I}_{\text {LAT }}$ | Latch-up current at ambient temperature of $125^{\circ} \mathrm{C}$ | -100 | +100 | mA | 3 |

1. Determined according to JEDEC Standard JESD22-A114, Electrostatic Discharge (ESD) Sensitivity Testing Human Body Model (HBM).
2. Determined according to JEDEC Standard JESD22-C101, Field-Induced Charged-Device Model Test Method for Electrostatic-Discharge-Withstand Thresholds of Microelectronic Components.
3. Determined according to JEDEC Standard JESD78D, IC Latch-up Test.

- Test was performed at $125^{\circ} \mathrm{C}$ case temperature (Class II).
- I/O pins pass $\pm 100 \mathrm{~mA}$ l-test with $\mathrm{I}_{\mathrm{DD}}$ current limit at 400 mA .
- I/O pins pass $+50 /-100 \mathrm{~mA}$ I-test with $\mathrm{I}_{\mathrm{DD}}$ current limit at 1000 mA .
- Supply groups pass $1.5 \mathrm{~V}_{\text {ccmax }}$ -
- RESET pin was only tested with negative l-test due to product conditioning requirement.


### 4.4 Voltage and current operating ratings

Absolute maximum ratings are stress ratings only, and functional operation at the maxima is not guaranteed. Stress beyond the limits specified in the following table may affect device reliability or cause permanent damage to the device. For functional operating conditions, refer to the remaining tables in this document.

This device contains circuitry protecting against damage due to high static voltage or electrical fields; however, it is advised that normal precautions be taken to avoid application of any voltages higher than maximum-rated voltages to this high-impedance circuit. Reliability of operation is enhanced if unused inputs are tied to an appropriate logic voltage level (for instance, either $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ ) or the programmable pullup resistor associated with the pin is enabled.

Table 2. Voltage and current operating ratings

| Symbol | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{DD}}$ | Digital supply voltage | -0.3 | 6.0 | V |
| $\mathrm{I}_{\mathrm{DD}}$ | Maximum current into $\mathrm{V}_{\mathrm{DD}}$ | - | 120 | mA |
| $\mathrm{~V}_{\mathrm{IN}}$ | Input voltage except true open drain pins | -0.3 | $\mathrm{~V}_{\mathrm{DD}}+0.3^{1}$ | V |
|  | Input voltage of true open drain pins | -0.3 | 6 | V |
| $\mathrm{I}_{\mathrm{D}}$ | Instantaneous maximum current single pin limit (applies to all <br> port pins) | -25 | 25 | mA |
| $\mathrm{~V}_{\mathrm{DDA}}$ | Analog supply voltage | $\mathrm{V}_{\mathrm{DD}}-0.3$ | $\mathrm{~V}_{\mathrm{DD}}+0.3$ | V |

1. Maximum rating of $\mathrm{V}_{\mathrm{DD}}$ also applies to $\mathrm{V}_{\mathrm{IN}}$.

## 5 General

### 5.1 Nonswitching electrical specifications

### 5.1.1 DC characteristics

This section includes information about power supply requirements and I/O pin characteristics.

Table 3. DC characteristics

| Symbol | C | Descriptions |  | Min | Typical $^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| - | - | Operating voltage | - | 2.7 | - | 5.5 | V |

Table continues on the next page...
Sub-Family Data Sheet, Rev3, 5/2014.

Table 3. DC characteristics (continued)

| Symbol | C | Descriptions |  |  | Min | Typical ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{OH}}$ | P | Output high voltage | All I/O pins, except PTA2 and PTA3, standarddrive strength | $5 \mathrm{~V}, \mathrm{l}_{\text {load }}=-5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - | V |
|  | C |  |  | $3 \mathrm{~V}, \mathrm{I}_{\text {load }}=-2.5 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - | V |
|  | P |  | High current drive pins, high-drive strength² | $5 \mathrm{~V}, \mathrm{l}_{\text {load }}=-20 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - | V |
|  | C |  |  | $3 \mathrm{~V}, \mathrm{I}_{\text {load }}=-10 \mathrm{~mA}$ | $\mathrm{V}_{\mathrm{DD}}-0.8$ | - | - | V |
| IOHT | D | Output high current | Max total $\mathrm{I}_{\mathrm{OH}}$ for all ports | 5 V | - | - | -100 | mA |
|  |  |  |  | 3 V | - | - | -60 |  |
| $\mathrm{V}_{\text {OL }}$ | P | Output low voltage | All I/O pins, standarddrive strength | $5 \mathrm{~V}, \mathrm{I}_{\text {load }}=5 \mathrm{~mA}$ | - | - | 0.8 | V |
|  | C |  |  | $3 \mathrm{~V}, \mathrm{I}_{\text {load }}=2.5 \mathrm{~mA}$ | - | - | 0.8 | V |
|  | P |  | High current drive pins, high-drive strength ${ }^{2}$ | $5 \mathrm{~V}, \mathrm{I}_{\text {load }}=20 \mathrm{~mA}$ | - | - | 0.8 | V |
|  | C |  |  | $3 \mathrm{~V}, \mathrm{I}_{\text {load }}=10 \mathrm{~mA}$ | - | - | 0.8 | V |
| $\mathrm{I}_{\text {OLT }}$ | D | Output low current | Max total $\mathrm{I}_{\text {OL }}$ for all ports | 5 V | - | - | 100 | mA |
|  |  |  |  | 3 V | - | - | 60 |  |
| $\mathrm{V}_{\mathrm{IH}}$ | P | Input high voltage | All digital inputs | $4.5 \leq \mathrm{V}_{\mathrm{DD}}<5.5 \mathrm{~V}$ | $0.65 \times \mathrm{V}_{\mathrm{DD}}$ | - | - | V |
|  |  |  |  | $2.7 \leq \mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}$ | $0.70 \times \mathrm{V}_{\mathrm{DD}}$ | - | - |  |
| $\mathrm{V}_{\text {IL }}$ | P | Input low voltage | All digital inputs | $4.5 \leq \mathrm{V}_{\mathrm{DD}}<5.5 \mathrm{~V}$ | - | - | $\begin{gathered} 0.35 \times \\ V_{D D} \end{gathered}$ | V |
|  |  |  |  | $2.7 \leq \mathrm{V}_{\mathrm{DD}}<4.5 \mathrm{~V}$ | - | - | $\begin{gathered} 0.30 \times \\ V_{D D} \end{gathered}$ |  |
| $\mathrm{V}_{\text {hys }}$ | C | Input hysteresi s | All digital inputs | - | $0.06 \times \mathrm{V}_{\mathrm{DD}}$ | - | - | mV |
| 11 In l | P | Input leakage current | Per pin (pins in high impedance input mode) | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ | - | 0.1 | 1 | $\mu \mathrm{A}$ |
| $\mathrm{II}_{\text {INTOT }}$ | C | Total leakage combine d for all port pins | Pins in high impedance input mode | $\mathrm{V}_{\mathrm{IN}}=\mathrm{V}_{\mathrm{DD}}$ or $\mathrm{V}_{\mathrm{SS}}$ | - | - | 2 | $\mu \mathrm{A}$ |
| $\mathrm{R}_{\mathrm{PU}}$ | P | Pullup resistors | All digital inputs, when enabled (all I/O pins other than PTA2 and PTA3) | - | 30.0 | - | 50.0 | $\mathrm{k} \Omega$ |
| $\mathrm{R}_{\mathrm{PU}}{ }^{3}$ | P | Pullup resistors | PTA2 and PTA3 pins | - | 30.0 | - | 60.0 | $\mathrm{k} \Omega$ |
| $I_{\text {IC }}$ | D | DC injection current ${ }^{4}$, 5, 6 | Single pin limit | $\begin{gathered} \mathrm{V}_{\mathrm{IN}}<\mathrm{V}_{\mathrm{SS}}, \mathrm{~V}_{\mathrm{IN}}> \\ \mathrm{V}_{\mathrm{DD}} \end{gathered}$ | -2 | - | 2 | mA |
|  |  |  | Total MCU limit, includes sum of all stressed pins |  | -5 | - | 25 |  |
| $\mathrm{C}_{\text {In }}$ | C | Input capacitance, all pins |  | - | - | - | 7 | pF |
| $\mathrm{V}_{\text {RAM }}$ | C | RAM retention voltage |  | - | 2.0 | - | - | V |

1. Typical values are measured at $25^{\circ} \mathrm{C}$. Characterized, not tested.

Sub-Family Data Sheet, Rev3, 5/2014.
2. Only PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0 (64-pin and 80-pin packages only), and PTH1 (64-pin and 80-pin packages only) support high current output.
3. The specified resistor value is the actual value internal to the device. The pullup value may appear higher when measured externally on the pin.
4. All functional non-supply pins, except for PTA2 and PTA3, are internally clamped to $\mathrm{V}_{\mathrm{SS}}$ and $\mathrm{V}_{\text {DD }}$. PTA2 and PTA3 are true open drain I/O pins that are internally clamped to $\mathrm{V}_{\mathrm{SS}}$.
5. Input must be current limited to the value specified. To determine the value of the required current-limiting resistor, calculate resistance values for positive and negative clamp voltages, then use the larger value.
6. Power supply must maintain regulation within operating $\mathrm{V}_{\mathrm{DD}}$ range during instantaneous and operating maximum current conditions. If the positive injection current $\left(V_{I n}>V_{D D}\right)$ is higher than $I_{D D}$, the injection current may flow out of $V_{D D}$ and could result in external power supply going out of regulation. Ensure that external $\mathrm{V}_{\mathrm{DD}}$ load will shunt current higher than maximum injection current when the MCU is not consuming power, such as when no system clock is present, or clock rate is very low (which would reduce overall power consumption).

Table 4. LVD and POR specification

| Symbol | C | Description |  | Min | Typ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {POR }}$ | D | POR re-arm voltage ${ }^{1}$ |  | 1.5 | 1.75 | 2.0 | V |
| $\mathrm{V}_{\text {LVDH }}$ | C | Falling low-voltage detect threshold-high range (LVDV $=1)^{2}$ |  | 4.2 | 4.3 | 4.4 | V |
| $\mathrm{V}_{\text {LVW1H }}$ | C | Falling lowvoltage warning thresholdhigh range | Level 1 falling (LVWV = 00) | 4.3 | 4.4 | 4.5 | V |
| $\mathrm{V}_{\text {LVW2H }}$ | C |  | Level 2 falling (LVWV = 01) | 4.5 | 4.5 | 4.6 | V |
| $\mathrm{V}_{\text {LVW3H }}$ | C |  | Level 3 falling (LVWV = 10) | 4.6 | 4.6 | 4.7 | V |
| $\mathrm{V}_{\text {LVW4H }}$ | C |  | Level 4 falling (LVWV = 11) | 4.7 | 4.7 | 4.8 | V |
| $\mathrm{V}_{\text {HYSH }}$ | C | High range low-voltage detect/warning hysteresis |  | - | 100 | - | mV |
| $\mathrm{V}_{\text {LVDL }}$ | C | Falling low-voltage detect threshold—low range (LVDV =0) |  | 2.56 | 2.61 | 2.66 | V |
| $\mathrm{V}_{\text {LVW1L }}$ | C | Falling lowvoltage warning thresholdlow range | Level 1 falling (LVWV = 00) | 2.62 | 2.7 | 2.78 | V |
| V LVW2L | C |  | Level 2 falling (LVWV = 01) | 2.72 | 2.8 | 2.88 | V |
| $\mathrm{V}_{\text {LVW3L }}$ | C |  | Level 3 falling <br> (LVWV = 10) | 2.82 | 2.9 | 2.98 | V |
| $\mathrm{V}_{\text {LVW4L }}$ | C |  | Level 4 falling (LVWV = 11) | 2.92 | 3.0 | 3.08 | V |
| $\mathrm{V}_{\text {HYSDL }}$ | C | Low range low-voltage detect hysteresis |  | - | 40 | - | mV |
| $\mathrm{V}_{\text {HYSWL }}$ | C | Low range low-voltage warning hysteresis |  | - | 80 | - | mV |
| $\mathrm{V}_{\mathrm{BG}}$ | P | Buffered bandgap output ${ }^{3}$ |  | 1.14 | 1.16 | 1.18 | V |

1. Maximum is highest voltage that $P O R$ is guaranteed.
2. Rising thresholds are falling threshold + hysteresis.
3. voltage Factory trimmed at $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}$, $\mathrm{Temp}=25^{\circ} \mathrm{C}$

Sub-Family Data Sheet, Rev3, 5/2014.

Nonswitching electrical specifications


Figure 1. Typical $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}} \mathrm{Vs}$. $\mathrm{I}_{\mathrm{OH}}($ standard drive strength $)\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$


Figure 2. Typical $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}} \mathrm{Vs}$. $\mathrm{I}_{\mathrm{OH}}($ standard drive strength $)\left(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}\right)$


Figure 3. Typical $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}} \mathrm{Vs}$. $\mathrm{I}_{\mathrm{OH}}$ (high drive strength) $\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$


Figure 4. Typical $\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{OH}}$ Vs. $\mathrm{I}_{\mathrm{OH}}$ (high drive strength) $\left(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}\right)$


Figure 5. Typical $\mathrm{V}_{\mathrm{OL}}$ Vs. $\mathrm{I}_{\mathrm{OL}}$ (standard drive strength) ( $\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ )


Figure 6. Typical $\mathrm{V}_{\mathrm{OL}}$ Vs. $\mathrm{I}_{\mathrm{OL}}$ (standard drive strength) $\left(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}\right)$


Figure 7. Typical $\mathrm{V}_{\mathrm{OL}}$ Vs. $\mathrm{l}_{\mathrm{OL}}$ (high drive strength) $\left(\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}\right)$


Figure 8. Typical $\mathrm{V}_{\mathrm{OL}}$ Vs. $\mathrm{l}_{\mathrm{OL}}$ (high drive strength) $\left(\mathrm{V}_{\mathrm{DD}}=3 \mathrm{~V}\right)$

### 5.1.2 Supply current characteristics

This section includes information about power supply current in various operating modes.
Table 5. Supply current characteristics

| C | Parameter | Symbol | Core/Bus Freq | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ | Typical ${ }^{1}$ | Max ${ }^{2}$ | Unit | Temp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | Run supply current FEI mode, all modules clocks enabled; run from flash | $\mathrm{Rl}_{\mathrm{DD}}$ | 48/24 MHz | 5 | 11.1 | - | mA | -40 to $105^{\circ} \mathrm{C}$ |
| C |  |  | 24/24 MHz |  | 8 | - |  |  |
| C |  |  | 12/12 MHz |  | 5 | - |  |  |
| C |  |  | $1 / 1 \mathrm{MHz}$ |  | 2.4 | - |  |  |
| C |  |  | 48/24 MHz | 3 | 11 | - |  |  |
| C |  |  | 24/24 MHz |  | 7.9 | - |  |  |
| C |  |  | $12 / 12 \mathrm{MHz}$ |  | 4.9 | - |  |  |
|  |  |  | $1 / 1 \mathrm{MHz}$ |  | 2.3 | - |  |  |
| C | Run supply current FEI mode, all modules clocks disabled and gated; run from flash | $\mathrm{Rl}_{\mathrm{DD}}$ | 48/24 MHz | 5 | 7.8 | - | mA | -40 to $105^{\circ} \mathrm{C}$ |
| C |  |  | 24/24 MHz |  | 5.5 | - |  |  |
| C |  |  | $12 / 12 \mathrm{MHz}$ |  | 3.8 | - |  |  |
| C |  |  | $1 / 1 \mathrm{MHz}$ |  | 2.3 | - |  |  |
| C |  |  | $48 / 24 \mathrm{MHz}$ | 3 | 7.7 | - |  |  |
| C |  |  | 24/24 MHz |  | 5.4 | - |  |  |
| C |  |  | $12 / 12 \mathrm{MHz}$ |  | 3.7 | - |  |  |
| C |  |  | $1 / 1 \mathrm{MHz}$ |  | 2.2 | - |  |  |
| C | Run supply current FBE mode, all modules clocks enabled; run from RAM | $\mathrm{Rl}_{\mathrm{DD}}$ | 48/24 MHz | 5 | 14.7 | - | mA | -40 to $105^{\circ} \mathrm{C}$ |
| P |  |  | 24/24 MHz |  | 9.8 | 14.9 |  |  |
| C |  |  | 12/12 MHz |  | 6 | - |  |  |
| C |  |  | $1 / 1 \mathrm{MHz}$ |  | 2.4 | - |  |  |
| C |  |  | 48/24 MHz | 3 | 14.6 | - |  |  |
| P |  |  | 24/24 MHz |  | 9.6 | 12.8 |  |  |
| C |  |  | 12/12 MHz |  | 5.9 | - |  |  |
| C |  |  | $1 / 1 \mathrm{MHz}$ |  | 2.3 | - |  |  |
| C | Run supply current FBE mode, all modules clocks disabled and gated; run from RAM | $\mathrm{Rl}_{\mathrm{DD}}$ | 48/24 MHz | 5 | 11.4 | - | mA | -40 to $105{ }^{\circ} \mathrm{C}$ |
| P |  |  | 24/24 MHz |  | 7.7 | 12.5 |  |  |
| C |  |  | $12 / 12 \mathrm{MHz}$ |  | 4.7 | - |  |  |
| C |  |  | $1 / 1 \mathrm{MHz}$ |  | 2.3 | - |  |  |
| C |  |  | 48/24 MHz | 3 | 11.3 | - |  |  |
| P |  |  | 24/24 MHz |  | 7.6 | 9.5 |  |  |
| C |  |  | $12 / 12 \mathrm{MHz}$ |  | 4.6 | - |  |  |
|  |  |  | $1 / 1 \mathrm{MHz}$ |  | 2.2 | - |  |  |

Table continues on the next page...

Sub-Family Data Sheet, Rev3, 5/2014.

Table 5. Supply current characteristics (continued)

| C | Parameter | Symbol | Core/Bus Freq | $\mathrm{V}_{\mathrm{DD}}(\mathrm{V})$ | Typical ${ }^{1}$ | Max ${ }^{2}$ | Unit | Temp |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | Wait mode current FEI mode, all modules clocks enabled | WI ${ }_{\text {DD }}$ | 48/24 MHz | 5 | 8.4 | - | mA | -40 to $105^{\circ} \mathrm{C}$ |
| P |  |  | 24/24 MHz |  | 6.5 | 7.2 |  |  |
| C |  |  | 12/12 MHz |  | 4.3 | - |  |  |
| C |  |  | $1 / 1 \mathrm{MHz}$ |  | 2.4 | - |  |  |
| C |  |  | 48/24 MHz | 3 | 8.3 | - |  |  |
| P |  |  | 24/24 MHz |  | 6.4 | 7 |  |  |
| C |  |  | 12/12 MHz |  | 4.2 | - |  |  |
| C |  |  | $1 / 1 \mathrm{MHz}$ |  | 2.3 | - |  |  |
| P | Stop mode supply current no clocks active (except 1 kHz LPO clock) ${ }^{3}$ | $\mathrm{SI}_{\mathrm{DD}}$ | - | 5 | 2 | 105 | $\mu \mathrm{A}$ | -40 to $105{ }^{\circ} \mathrm{C}$ |
| P |  |  | - | 3 | 1.9 | 95 |  | -40 to $105^{\circ} \mathrm{C}$ |
| C | ADC adder to Stop$\begin{gathered} \text { ADLPC = } 1 \\ \text { ADLSMP = } 1 \\ \text { ADCO }=1 \\ \text { MODE }=10 \mathrm{~B} \\ \text { ADICLK = 11B } \end{gathered}$ | - | - | 5 | 86 | - | $\mu \mathrm{A}$ | -40 to $105^{\circ} \mathrm{C}$ |
| C |  |  |  | 3 | 82 | - |  |  |
| C | ACMP adder to Stop | - | - | 5 | 12 | - | $\mu \mathrm{A}$ | -40 to $105^{\circ} \mathrm{C}$ |
| C |  |  |  | 3 | 12 | - |  |  |
| C | LVD adder to Stop ${ }^{4}$ | - | - | 5 | 130 | - | $\mu \mathrm{A}$ | -40 to $105{ }^{\circ} \mathrm{C}$ |
| C |  |  |  | 3 | 125 | - |  |  |

1. Data in Typical column was characterized at $5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ or is typical recommended value.
2. The Max current is observed at high temperature of $105^{\circ} \mathrm{C}$.
3. RTC adder cause $<1 \mu \mathrm{~A} \mathrm{I}_{\mathrm{DD}}$ increase typically, RTC clock source is 1 kHz LPO clock.
4. LVD is periodically woken up from Stop by $5 \%$ duty cycle. The period is equal to or less than 2 ms .

### 5.1.3 EMC performance

Electromagnetic compatibility (EMC) performance is highly dependent on the environment in which the MCU resides. Board design and layout, circuit topology choices, location and characteristics of external components as well as MCU software operation play a significant role in EMC performance. The system designer must consult the following Freescale applications notes, available on freescale.com for advice and guidance specifically targeted at optimizing EMC performance.

- AN2321: Designing for Board Level Electromagnetic Compatibility
- AN1050: Designing for Electromagnetic Compatibility (EMC) with HCMOS Microcontrollers
- AN1263: Designing for Electromagnetic Compatibility with Single-Chip Microcontrollers
- AN2764: Improving the Transient Immunity Performance of Microcontroller-Based Applications
- AN1259: System Design and Layout Techniques for Noise Reduction in MCUBased Systems


### 5.1.3.1 EMC radiated emissions operating behaviors

Table 6. EMC radiated emissions operating behaviors for 80-pin LQFP package

| Symbol | Description | Frequency band (MHz) | Typ. | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\text {RE1 }}$ | Radiated emissions voltage, band 1 | 0.15-50 | 6 | $\mathrm{dB} \mu \mathrm{V}$ | 1, 2 |
| $V_{\text {RE2 }}$ | Radiated emissions voltage, band 2 | 50-150 | 6 | $\mathrm{dB} \mu \mathrm{V}$ |  |
| $\mathrm{V}_{\text {RE3 }}$ | Radiated emissions voltage, band 3 | 150-500 | 11 | $\mathrm{dB} \mu \mathrm{V}$ |  |
| $\mathrm{V}_{\text {RE4 }}$ | Radiated emissions voltage, band 4 | 500-1000 | 5 | $\mathrm{dB} \mu \mathrm{V}$ |  |
| $\mathrm{V}_{\text {RE_IEC }}$ | IEC level | 0.15-1000 | $\mathrm{N}^{3}$ | - | 2, 4 |

1. Determined according to IEC Standard 61967-1, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 1: General Conditions and Definitions and IEC Standard 61967-2, Integrated Circuits - Measurement of Electromagnetic Emissions, 150 kHz to 1 GHz Part 2: Measurement of Radiated Emissions - TEM Cell and Wideband TEM Cell Method. Measurements were made while the microcontroller was running basic application code. The reported emission level is the value of the maximum measured emission, rounded up to the next whole number, from among the measured orientations in each frequency range.
2. $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, \mathrm{~T}_{\mathrm{A}}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{OSC}}=8 \mathrm{MHz}$ (crystal), $\mathrm{f}_{\mathrm{SYS}}=40 \mathrm{MHz}, \mathrm{f}_{\mathrm{BUS}}=20 \mathrm{MHz}$
3. IEC/SAE Level Maximums: $\mathrm{N} \leq 12 \mathrm{~dB} \mu \mathrm{~V}, \mathrm{M} \leq 18 \mathrm{~dB} \mu \mathrm{~V}, \mathrm{~K} \leq 30 \mathrm{~dB} \mu \mathrm{~V}, \mathrm{I} \leq 36 \mathrm{~dB} \mu \mathrm{~V}, \mathrm{H} \leq 42 \mathrm{~dB} \mu \mathrm{~V}$.
4. Specified according to Annex D of IEC Standard 61967-2, Measurement of Radiated Emissions - TEM Cell and Wideband TEM Cell Method

### 5.2 Switching specifications

### 5.2.1 Control timing

Table 7. Control timing

| Num | C | Rating |  | Symbol | Min | Typical ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | D | System and core clock |  | $\mathrm{f}_{\text {Sys }}$ | DC | - | 48 | MHz |
| 2 | P | Bus frequency ( $\mathrm{t}_{\text {cyc }}=1 / \mathrm{f}_{\text {Bus }}$ ) |  | $\mathrm{f}_{\text {Bus }}$ | DC | - | 24 | MHz |
| 3 | P | Internal low power oscillator frequency |  | f LPO | 0.67 | 1.0 | 1.25 | KHz |
| 4 | D | External reset pulse width ${ }^{2}$ |  | $\mathrm{t}_{\text {extrst }}$ | $\begin{gathered} 1.5 \times \\ t_{\mathrm{cyc}} \end{gathered}$ | - | - | ns |
| 5 | D | Reset low drive |  | $\mathrm{t}_{\text {rstdrv }}$ | $34 \times \mathrm{t}_{\text {cyc }}$ | - | - | ns |
| 6 | D | IRQ pulse width | Asynchronous path² | $\mathrm{t}_{\text {ILIH }}$ | 100 | - | - | ns |
|  | D |  | Synchronous path ${ }^{3}$ | $\mathrm{t}_{\text {IHIL }}$ | $1.5 \times \mathrm{t}_{\mathrm{cyc}}$ | - | - | ns |

Table continues on the next page...

Sub-Family Data Sheet, Rev3, 5/2014.

Table 7. Control timing (continued)

| Num | C | Rating |  | Symbol | Min | Typical ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 7 | D | Keyboard interrupt pulse width | Asynchronous path ${ }^{2}$ | $\mathrm{t}_{\text {ILIH }}$ | 100 | - | - | ns |
|  | D |  | Synchronous path | $\mathrm{t}_{\text {IHIL }}$ | $1.5 \times \mathrm{t}_{\text {cyc }}$ | - | - | ns |
| 8 | C | Port rise and fall time Normal drive strength $(\text { load }=50 \mathrm{pF})^{4}$ | - | $\mathrm{t}_{\text {Rise }}$ | - | 10.2 | - | ns |
|  | C |  |  | $\mathrm{t}_{\text {Fall }}$ | - | 9.5 | - | ns |
|  | C | Port rise and fall time high drive strength (load = $50 \mathrm{pF})^{4}$ | - | $\mathrm{t}_{\text {Rise }}$ | - | 5.4 | - | ns |
|  | C |  |  | $t_{\text {Fall }}$ | - | 4.6 | - | ns |

1. Typical values are based on characterization data at $\mathrm{V}_{\mathrm{DD}}=5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ unless otherwise stated.
2. This is the shortest pulse that is guaranteed to be recognized as a RESET pin request.
3. This is the minimum pulse width that is guaranteed to pass through the pin synchronization circuitry. Shorter pulses may or may not be recognized. In stop mode, the synchronizer is bypassed so shorter pulses can be recognized.
4. Timing is shown with respect to $20 \% \mathrm{~V}_{\mathrm{DD}}$ and $80 \% \mathrm{~V}_{\mathrm{DD}}$ levels. Temperature range $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$.


Figure 9. Reset timing


Figure 10. KBIPx timing

### 5.2.2 FTM module timing

Synchronizer circuits determine the shortest input pulses that can be recognized or the fastest clock that can be used as the optional external source to the timer counter. These synchronizers operate from the current bus rate clock.

Table 8. FTM input timing

| C | Function | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| $D$ | Timer clock <br> frequency | $\mathrm{f}_{\text {Timer }}$ | $\mathrm{f}_{\text {Bus }}$ | $\mathrm{f}_{\text {Sys }}$ | Hz |
| D | External clock <br> frequency | $\mathrm{f}_{\text {TCLK }}$ | 0 | $\mathrm{f}_{\text {Timer }} / 4$ | Hz |

Table continues on the next page...

Table 8. FTM input timing (continued)

| C | Function | Symbol | Min | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: |
| D | External clock <br> period | $\mathrm{t}_{\mathrm{TCLK}}$ | 4 | - | $\mathrm{t}_{\text {Timer }}{ }^{1}$ |
| D | External clock high <br> time | $\mathrm{t}_{\text {Clkh }}$ | 1.5 | - | $\mathrm{t}_{\text {Timer }}{ }^{1}$ |
| D | External clock low <br> time | $\mathrm{t}_{\text {c\|k\| }}$ | 1.5 | $\mathrm{t}_{\text {Timer }}{ }^{1}$ |  |
| D | Input capture pulse <br> width | $\mathrm{t}_{\mathrm{ICPW}}$ | 1.5 | $\mathrm{t}_{\text {Timer }}{ }^{1}$ |  |

1. $t_{\text {Timer }}=1 / \mathrm{f}_{\text {Timer }}$


Figure 11. Timer external clock


Figure 12. Timer input capture pulse

### 5.3 Thermal specifications

### 5.3.1 Thermal characteristics

This section provides information about operating temperature range, power dissipation, and package thermal resistance. Power dissipation on I/O pins is usually small compared to the power dissipation in on-chip logic and voltage regulator circuits, and it is userdetermined rather than being controlled by the MCU design. To take $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ into account in power calculations, determine the difference between actual pin voltage and $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ and multiply by the pin current for each I/O pin. Except in cases of unusually high pin current (heavy loads), the difference between pin voltage and $\mathrm{V}_{\mathrm{SS}}$ or $\mathrm{V}_{\mathrm{DD}}$ will be very small.

Table 9. Thermal attributes

| Board type | Symbol | Description | $\begin{gathered} 64 \\ \text { LQFP } \end{gathered}$ | 64 QFP | $\begin{gathered} 44 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} 80 \\ \text { LQFP } \end{gathered}$ | Unit | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Single-layer (1S) | $\mathrm{R}_{\text {өJA }}$ | Thermal resistance, junction to ambient (natural convection) | 71 | 61 | 75 | 57 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1, 2 |
| Four-layer (2s2p) | $\mathrm{R}_{\text {ӨJA }}$ | Thermal resistance, junction to ambient (natural convection) | 53 | 47 | 53 | 44 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1, 3 |
| Single-layer (1S) | $\mathrm{R}_{\text {ӨJMA }}$ | Thermal resistance, junction to ambient ( $200 \mathrm{ft} . / \mathrm{min}$. air speed) | 59 | 50 | 62 | 47 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1, 3 |
| Four-layer (2s2p) | $\mathrm{R}_{\text {өJMA }}$ | Thermal resistance, junction to ambient ( 200 ft ./min. air speed) | 46 | 41 | 47 | 38 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 1, 3 |
| - | $\mathrm{R}_{\text {өJB }}$ | Thermal resistance, junction to board | 35 | 32 | 34 | 28 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 4 |
| - | $\mathrm{R}_{\text {өJC }}$ | Thermal resistance, junction to case | 20 | 23 | 20 | 15 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 5 |
| - | $\Psi_{J T}$ | Thermal characterization parameter, junction to package top outside center (natural convection) | 5 | 8 | 5 | 3 | ${ }^{\circ} \mathrm{C} / \mathrm{W}$ | 6 |

1. Junction temperature is a function of die size, on-chip power dissipation, package thermal resistance, mounting site (board) temperature, ambient temperature, air flow, power dissipation of other components on the board, and board thermal resistance.
2. Per JEDEC JESD51-2 with the single layer board (JESD51-3) horizontal.
3. Per JEDEC JESD51-6 with the board (JESD51-7) horizontal.
4. Thermal resistance between the die and the printed circuit board per JEDEC JESD51-8. Board temperature is measured on the top surface of the board near the package.
5. Thermal resistance between the die and the solder pad on the bottom of the package. Interface resistance is ignored.
6. Thermal characterization parameter indicating the temperature difference between package top and the junction temperature per JEDEC JESD51-2. When Greek letters are not available, the thermal characterization.

The average chip-junction temperature $\left(\mathrm{T}_{\mathrm{J}}\right)$ in ${ }^{\circ} \mathrm{C}$ can be obtained from:
$\mathrm{T}_{\mathrm{J}}=\mathrm{T}_{\mathrm{A}}+\left(\mathrm{P}_{\mathrm{D}} \times \theta_{\mathrm{JA}}\right)$
Where:
$\mathrm{T}_{\mathrm{A}}=$ Ambient temperature, ${ }^{\circ} \mathrm{C}$
$\theta_{\mathrm{JA}}=$ Package thermal resistance, junction-to-ambient, ${ }^{\circ} \mathrm{C} / \mathrm{W}$
$\mathrm{P}_{\mathrm{D}}=\mathrm{P}_{\text {int }}+\mathrm{P}_{\mathrm{I} / \mathrm{O}}$
$\mathrm{P}_{\text {int }}=\mathrm{I}_{\mathrm{DD}} \times \mathrm{V}_{\mathrm{DD}}$, Watts - chip internal power
$\mathrm{P}_{\mathrm{I} / \mathrm{O}}=$ Power dissipation on input and output pins - user determined
For most applications, $\mathrm{P}_{\mathrm{I} / \mathrm{O}} \ll \mathrm{P}_{\text {int }}$ and can be neglected. An approximate relationship between $\mathrm{P}_{\mathrm{D}}$ and $\mathrm{T}_{\mathrm{J}}$ (if $\mathrm{P}_{\mathrm{I} / \mathrm{O}}$ is neglected) is:

Sub-Family Data Sheet, Rev3, 5/2014.

Peripheral operating requirements and behaviors

$$
\mathrm{P}_{\mathrm{D}}=\mathrm{K} \div\left(\mathrm{T}_{\mathrm{J}}+273^{\circ} \mathrm{C}\right)
$$

Solving the equations above for K gives:

$$
\mathrm{K}=\mathrm{P}_{\mathrm{D}} \times\left(\mathrm{T}_{\mathrm{A}}+273^{\circ} \mathrm{C}\right)+\theta_{\mathrm{JA}} \times\left(\mathrm{P}_{\mathrm{D}}\right)^{2}
$$

where K is a constant pertaining to the particular part. K can be determined by measuring $P_{D}$ (at equilibrium) for an known $T_{A}$. Using this value of $K$, the values of $P_{D}$ and $T_{J}$ can be obtained by solving the above equations iteratively for any value of $\mathrm{T}_{\mathrm{A}}$.

## 6 Peripheral operating requirements and behaviors

### 6.1 Core modules

### 6.1.1 SWD electricals

Table 10. SWD full voltage range electricals

| Symbol | Description | Min. | Max. | Unit |
| :---: | :--- | :---: | :---: | :---: |
|  | Operating voltage | 2.7 | 5.5 | V |
| J1 | SWD_CLK frequency of operation <br> $\bullet$ Serial wire debug | 0 | 24 | MHz |
| J2 | SWD_CLK cycle period | $1 / \mathrm{J} 1$ | - | ns |
| J3 | SWD_CLK clock pulse width <br> •Serial wire debug | 20 | - | ns |
| J4 | SWD_CLK rise and fall times | - | 10 | - |
| J10 | SWD_DIO input data setup time to SWD_CLK rise | 3 | - | ns |
| J11 | SWD_DIO input data hold time after SWD_CLK rise | - | 35 | ns |
| J12 | SWD_CLK high to SWD_DIO high-Z | 5 | - | ns |



Figure 13. Serial wire clock input timing


Figure 14. Serial wire data timing

### 6.2 External oscillator (OSC) and ICS characteristics

Table 11. OSC and ICS specifications (temperature range =-40 to $105^{\circ} \mathrm{C}$ ambient)

| Num | C | Characteristic |  | Symbol | Min | Typical ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | C | Crystal or resonator frequency | Low range (RANGE = 0) | $\mathrm{f}_{10}$ | 31.25 | 32.768 | 39.0625 | kHz |
|  | C |  | High range (RANGE = 1) | $\mathrm{f}_{\mathrm{hi}}$ | 4 | - | 24 | MHz |
| 2 | D | Load capacitors |  | C1, C2 | See Note ${ }^{2}$ |  |  |  |
| 3 | D | Feedback resistor | Low Frequency, Low-Power Mode ${ }^{3}$ | $\mathrm{R}_{\mathrm{F}}$ | - | - | - | $\mathrm{M} \Omega$ |
|  |  |  | Low Frequency, High-Gain Mode |  | - | 10 | - | $\mathrm{M} \Omega$ |
|  |  |  | High Frequency, LowPower Mode |  | - | 1 | - | $\mathrm{M} \Omega$ |
|  |  |  | High Frequency, High-Gain Mode |  | - | 1 | - | $\mathrm{M} \Omega$ |
| 4 | D | Series resistor Low Frequency | Low-Power Mode ${ }^{3}$ | $\mathrm{R}_{\mathrm{S}}$ | - | 0 | - | k $\Omega$ |
|  |  |  | High-Gain Mode |  | - | 200 | - | $\mathrm{k} \Omega$ |
| 5 | D | Series resistor High Frequency | Low-Power Mode ${ }^{3}$ | $\mathrm{R}_{\mathrm{S}}$ | - | 0 | - | k $\Omega$ |

Table continues on the next page...

Sub-Family Data Sheet, Rev3, 5/2014.

Table 11. OSC and ICS specifications (temperature range $=-40$ to $105{ }^{\circ} \mathrm{C}$ ambient) (continued)

| Num | C | Characteristic |  | Symbol | Min | Typical ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  | D | Series resistor - <br> High <br> Frequency, High-Gain Mode | 4 MHz |  | - | 0 | - | $\mathrm{k} \Omega$ |
|  | D |  | 8 MHz |  | - | 0 | - | $\mathrm{k} \Omega$ |
|  | D |  | 16 MHz |  | - | 0 | - | $\mathrm{k} \Omega$ |
| 6 | C | $\begin{gathered} \text { Crystal start-up } \\ \text { time low range } \\ =32.768 \mathrm{kHz} \\ \text { crystal; High } \\ \text { range }=20 \mathrm{MHz} \\ \text { crystal4,5 } \end{gathered}$ | Low range, low power | $\mathrm{t}_{\text {CStL }}$ | - | 1000 | - | ms |
|  | C |  | Low range, high gain |  | - | 800 | - | ms |
|  | C |  | High range, low power | $\mathrm{t}_{\text {CSTH }}$ | - | 3 | - | ms |
|  | C |  | High range, high gain |  | - | 1.5 | - | ms |
| 7 | T | Internal reference start-up time |  | $\mathrm{t}_{\text {IRST }}$ | - | 20 | 50 | $\mu \mathrm{s}$ |
| 8 | P | Internal reference clock (IRC) frequency trim range |  | $\mathrm{f}_{\text {int_t }}$ | 31.25 | - | 39.0625 | kHz |
| 9 | P | Internal reference clock frequency, factory trimmed | $\mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | $\mathrm{fint}_{\text {fit }}$ | - | 37.5 | - | kHz |
| 10 | P | DCO output frequency range | FLL reference = fint_t, flo, or fhi/RDIV | $\mathrm{f}_{\text {dco }}$ | 40 | - | 50 | MHz |
| 11 | P | Factory trimmed internal oscillator accuracy | $\mathrm{T}=25^{\circ} \mathrm{C}, \mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}$ | $\Delta \mathrm{f}_{\text {int_ft }}$ | -0.5 | - | 0.5 | \% |
| 12 | C | Deviation of IRC <br> over <br> temperature when trimmed at $\mathrm{T}=25^{\circ} \mathrm{C}$, $V_{D D}=5 \mathrm{~V}$ | Over temperature range from $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | $\Delta \mathrm{f}_{\text {int_t }}$ | -1 | - | 0.5 | \% |
|  |  |  | Over temperature range from $0^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | $\Delta \mathrm{f}_{\text {int_t }}$ | -0.5 | - | 0.5 |  |
| 13 | C | Frequency accuracy of DCO output using factory trim value | Over temperature range from $-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | $\Delta \mathrm{f}_{\text {dco_ft }}$ | -1.5 | - | 1 | \% |
|  |  |  | Over temperature range from $0^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | $\Delta \mathrm{f}_{\text {dco_ft }}$ | -1 | - | 1 |  |
| 14 | C | FLL acquisition time ${ }^{4,6}$ |  | $t_{\text {Acquire }}$ | - | - | 2 | ms |
| 15 | C | Long term jitter of DCO output clock (averaged over 2 ms interval) $^{7}$ |  | $\mathrm{C}_{\text {Jitter }}$ | - | 0.02 | 0.2 | \% $\mathrm{f}_{\text {dco }}$ |

1. Data in Typical column was characterized at $5.0 \mathrm{~V}, 25^{\circ} \mathrm{C}$ or is typical recommended value.
2. See crystal or resonator manufacturer's recommendation.
3. Load capacitors $\left(C_{1}, C_{2}\right)$, feedback resistor $\left(R_{F}\right)$ and series resistor $\left(R_{S}\right)$ are incorporated internally when $\mathrm{RANGE}=\mathrm{HGO}=$ 0.
4. This parameter is characterized and not tested on each device.
5. Proper PC board layout procedures must be followed to achieve specifications.
6. This specification applies to any time the FLL reference source or reference divider is changed, trim value changed, or changing from FLL disabled (FBELP, FBILP) to FLL enabled (FEI, FEE, FBE, FBI). If a crystal/resonator is being used as the reference, this specification assumes it is already running.
7. Jitter is the average deviation from the programmed frequency measured over the specified interval at maximum $f_{\text {Bus }}$. Measurements are made with the device powered by filtered supplies and clocked by a stable external clock signal. Noise injected into the FLL circuitry via $V_{D D}$ and $V_{S S}$ and variation in crystal oscillator frequency increase the $C_{J i t t e r}$ percentage for a given interval.

Sub-Family Data Sheet, Rev3, 5/2014.


Figure 15. Typical crystal or resonator circuit

### 6.3 NVM specifications

This section provides details about program/erase times and program/erase endurance for the flash memories.

Table 12. Flash characteristics

| C | Characteristic | Symbol | Min ${ }^{1}$ | Typical ${ }^{2}$ | Max ${ }^{3}$ | Unit ${ }^{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | Supply voltage for program/erase -40 ${ }^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | $\mathrm{V}_{\text {prog/erase }}$ | 2.7 | - | 5.5 | V |
| D | Supply voltage for read operation | $\mathrm{V}_{\text {Read }}$ | 2.7 | - | 5.5 | V |
| D | NVM Bus frequency | $\mathrm{f}_{\text {NVMBUS }}$ | 1 | - | 24 | MHz |
| D | NVM Operating frequency | $\mathrm{f}_{\text {NVMOP }}$ | 0.8 | 1 | 1.05 | MHz |
| D | Erase Verify All Blocks | $\mathrm{t}_{\text {VFYALL }}$ | - | - | 2605 | $\mathrm{t}_{\text {cyc }}$ |
| D | Erase Verify Flash Block | $t_{\text {RD1BLK }}$ | - | - | 2579 | $\mathrm{t}_{\text {cyc }}$ |
| D | Erase Verify Flash Section | $\mathrm{t}_{\text {RD1SEC }}$ | - | - | 485 | $\mathrm{t}_{\mathrm{cyc}}$ |
| D | Read Once | $\mathrm{t}_{\text {RDONCE }}$ | - | - | 464 | $\mathrm{t}_{\mathrm{cyc}}$ |
| D | Program Flash (2 word) | $\mathrm{t}_{\text {PGM2 }}$ | 0.12 | 0.13 | 0.31 | ms |
| D | Program Flash (4 word) | $\mathrm{t}_{\text {PGM4 }}$ | 0.21 | 0.21 | 0.49 | ms |
| D | Program Once | $\mathrm{t}_{\text {PGMONCE }}$ | 0.20 | 0.21 | 0.21 | ms |
| D | Erase All Blocks | $\mathrm{t}_{\text {ERSALL }}$ | 95.42 | 100.18 | 100.30 | ms |
| D | Erase Flash Block | $\mathrm{t}_{\text {ERSBLK }}$ | 95.42 | 100.18 | 100.30 | ms |
| D | Erase Flash Sector | $t_{\text {ERSPG }}$ | 19.10 | 20.05 | 20.09 | ms |
| D | Unsecure Flash | tunsecu | 95.42 | 100.19 | 100.31 | ms |
| D | Verify Backdoor Access Key | $\mathrm{t}_{\mathrm{VFYKEY}}$ | - | - | 482 | $\mathrm{t}_{\mathrm{cyc}}$ |
| D | Set User Margin Level | $\mathrm{t}_{\text {MLOADU }}$ | - | - | 415 | $\mathrm{t}_{\mathrm{cyc}}$ |
| C | FLASH Program/erase endurance $T_{L}$ to $\mathrm{T}_{\mathrm{H}}=-40^{\circ} \mathrm{C}$ to $105^{\circ} \mathrm{C}$ | $\mathrm{n}_{\text {FLPE }}$ | 10 k | 100 k | - | Cycles |

Table continues on the next page...

Sub-Family Data Sheet, Rev3, 5/2014.

Table 12. Flash characteristics (continued)

| $\mathbf{C}$ | Characteristic | Symbol | Min $^{\mathbf{1}}$ | Typical $^{2}$ | Max $^{3}$ | Unit $^{4}$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| C | Data retention at an average junction <br> temperature of $T_{\text {Javg }}=85^{\circ} \mathrm{C}$ after up to <br> 10,000 program/erase cycles | $\mathrm{t}_{\text {D_ret }}$ | 15 | 100 | - | years |

1. Minimum times are based on maximum $f_{\text {NVMOP }}$ and maximum $f_{\text {NVMBUS }}$
2. Typical times are based on typical $f_{\text {NVMOP }}$ and maximum $f_{\text {NVMBUS }}$
3. Maximum times are based on typical $\mathrm{f}_{\text {NVMOP }}$ and typical $\mathrm{f}_{\text {NVMBUS }}$ plus aging
4. $t_{\mathrm{cyc}}=1 / f_{\text {NVMBUS }}$

Program and erase operations do not require any special power sources other than the normal $\mathrm{V}_{\mathrm{DD}}$ supply. For more detailed information about program/erase operations, see the Flash Memory Module section in the reference manual.

### 6.4 Analog

### 6.4.1 ADC characteristics

Table 13. 5 V 12-bit ADC operating conditions

| Characteri stic | Conditions | Symbol | Min | Typ ${ }^{1}$ | Max | Unit | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Reference potential | - Low <br> - High | $V_{\text {REFL }}$ <br> $V_{\text {REFH }}$ | $\begin{gathered} \mathrm{V}_{\mathrm{SSA}} \\ \mathrm{~V}_{\mathrm{DDA}} / 2 \end{gathered}$ | $\begin{aligned} & - \\ & - \end{aligned}$ | $\begin{gathered} \mathrm{V}_{\mathrm{DDA}} / 2 \\ \mathrm{~V}_{\mathrm{DDA}} \end{gathered}$ | V | - |
| Supply voltage | Absolute | $V_{\text {DDA }}$ | 2.7 | - | 5.5 | V | - |
|  | Delta to $\mathrm{V}_{\mathrm{DD}}\left(\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{DDA}}\right)$ | $\Delta \mathrm{V}_{\text {DDA }}$ | -100 | 0 | +100 | mV | - |
| Input voltage |  | $\mathrm{V}_{\text {ADIN }}$ | $\mathrm{V}_{\text {REFL }}$ | - | $\mathrm{V}_{\text {REFH }}$ | V | - |
| Input capacitance |  | $\mathrm{C}_{\text {ADIN }}$ | - | 4.5 | 5.5 | pF | - |
| Input resistance |  | $\mathrm{R}_{\text {ADIN }}$ | - | 3 | 5 | k $\Omega$ | - |
| $\begin{array}{\|c\|} \hline \text { Analog } \\ \text { source } \\ \text { resistance } \end{array}$ | - 12-bit mode <br> - $\quad$ $\mathrm{f}_{\mathrm{ADCK}}>4 \mathrm{MHz}$ <br> $\mathrm{f}_{\mathrm{ADCK}}<4 \mathrm{MHz}$  | $\mathrm{R}_{\text {AS }}$ | $-$ | $-$ | $2$ | k $\Omega$ | External toMCU |
|  | $\begin{array}{cc} \hline & \text { 10-bit mode } \\ : & f_{\text {ADCK }}>4 \mathrm{MHz} \\ \cdot & f_{\text {ADCK }}<4 \mathrm{MHz} \\ \hline \end{array}$ |  | - | - | $\begin{gathered} 5 \\ 10 \end{gathered}$ |  |  |
|  | 8 -bit mode (all valid $\mathrm{f}_{\mathrm{ADCK}}$ ) |  | - | - | 10 |  |  |
| ADC <br> conversion <br> clock <br> frequency | High speed (ADLPC=0) | $\mathrm{f}_{\text {ADCK }}$ | 0.4 | - | 8.0 | MHz | - |
|  | Low power (ADLPC=1) |  | 0.4 | - | 4.0 |  |  |

Sub-Family Data Sheet, Rev3, 5/2014.

1. Typical values assume $\mathrm{V}_{\mathrm{DDA}}=5.0 \mathrm{~V}$, Temp $=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{ADCK}}=1.0 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.


Figure 16. ADC input impedance equivalency diagram
Table 14. 12-bit ADC characteristics ( $\left.\mathrm{V}_{\text {REFH }}=\mathrm{V}_{\text {DDA }}, \mathrm{V}_{\text {REFL }}=\mathrm{V}_{\text {SSA }}\right)$

| Characteristic | Conditions | C | Symbol | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Supply current <br> ADLPC = 1 <br> ADLSMP = 1 $\mathrm{ADCO}=1$ |  | T | $I_{\text {DDA }}$ | - | 133 | - | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Supply current } \\ & \text { ADLPC }=1 \\ & \text { ADLSMP }=0 \\ & \text { ADCO }=1 \end{aligned}$ |  | T | $\mathrm{I}_{\text {DAA }}$ | - | 218 | - | $\mu \mathrm{A}$ |
| Supply current <br> ADLPC $=0$ <br> ADLSMP = 1 $\mathrm{ADCO}=1$ |  | T | $\mathrm{I}_{\text {DAA }}$ | - | 327 | - | $\mu \mathrm{A}$ |
| $\begin{aligned} & \text { Supply current } \\ & \text { ADLPC }=0 \\ & \text { ADLSMP }=0 \\ & \text { ADCO }=1 \end{aligned}$ |  | T | $\mathrm{I}_{\text {DDA }}$ | - | 582 | 990 | $\mu \mathrm{A}$ |
| Supply current | Stop, reset, module off | T | $I_{\text {DDA }}$ | - | 0.011 | 1 | $\mu \mathrm{A}$ |

Table continues on the next page...
Sub-Family Data Sheet, Rev3, 5/2014.

Peripheral operating requirements and behaviors
Table 14. 12-bit ADC characteristics ( $\mathrm{V}_{\text {REFH }}=\mathrm{V}_{\mathrm{DDA}}, \mathrm{V}_{\text {REFL }}=\mathrm{V}_{\mathrm{SSA}}$ ) (continued)

| Characteristic | Conditions | C | Symbol | Min | Typ ${ }^{1}$ | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ADC asynchronous clock source | High speed (ADLPC $=0)$ | P | $\mathrm{f}_{\text {ADACK }}$ | 2 | 3.3 | 5 | MHz |
|  | Low power (ADLPC = 1) |  |  | 1.25 | 2 | 3.3 |  |
| Conversion time (including sample time) | Short sample (ADLSMP = 0) | T | $t_{\text {ADC }}$ | - | 20 | - | ADCK cycles |
|  | Long sample (ADLSMP = 1) |  |  | - | 40 | - |  |
| Sample time | Short sample $(A D L S M P=0)$ | T | $\mathrm{t}_{\text {ADS }}$ | - | 3.5 | - | ADCK cycles |
|  | Long sample $(A D L S M P=1)$ |  |  | - | 23.5 | - |  |
| Total unadjusted Error ${ }^{2}$ | 12-bit mode | C | $\mathrm{E}_{\text {TUE }}$ | - | $\pm 5.0$ | - | $\mathrm{LSB}^{3}$ |
|  | 10-bit mode | C |  | - | $\pm 1.5$ | - |  |
|  | 8-bit mode | C |  | - | $\pm 0.8$ | - |  |
| Differential NonLiniarity | 12-bit mode | C | DNL | - | $\pm 1.5$ | - | $\mathrm{LSB}^{3}$ |
|  | 10-bit mode | C |  | - | $\pm 0.4$ | - |  |
|  | 8-bit mode | C |  | - | $\pm 0.15$ | - |  |
| Integral Non-Linearity | 12-bit mode | C | INL | - | $\pm 1.5$ | - | $L^{\text {LSB }}{ }^{3}$ |
|  | 10-bit mode | C |  | - | $\pm 0.4$ | - |  |
|  | 8-bit mode | C |  | - | $\pm 0.15$ | - |  |
| Zero-scale error ${ }^{4}$ | 12-bit mode | C | $\mathrm{E}_{\text {zS }}$ | - | $\pm 1.0$ | - | $\mathrm{LSB}^{3}$ |
|  | 10-bit mode | C |  | - | $\pm 0.2$ | - |  |
|  | 8-bit mode | C |  | - | $\pm 0.35$ | - |  |
| Full-scale error ${ }^{5}$ | 12-bit mode | C | $\mathrm{E}_{\text {FS }}$ | - | $\pm 2.5$ | - | $\mathrm{LSB}^{3}$ |
|  | 10-bit mode | C |  | - | $\pm 0.3$ | - |  |
|  | 8-bit mode | C |  | - | $\pm 0.25$ | - |  |
| Quantization error | $\leq 12$ bit modes | D | $\mathrm{E}_{\mathrm{Q}}$ | - | - | $\pm 0.5$ | $\mathrm{LSB}^{3}$ |
| Input leakage error ${ }^{6}$ | all modes | D | $\mathrm{E}_{\mathrm{IL}}$ | $1 \mathrm{ln}{ }^{*} \mathrm{R}_{\text {AS }}$ |  |  | mV |
| Temp sensor slope | $-40{ }^{\circ} \mathrm{C}-25^{\circ} \mathrm{C}$ | D | m | - | 3.266 | - | $\mathrm{mV} /{ }^{\circ} \mathrm{C}$ |
|  | $25^{\circ} \mathrm{C}-125^{\circ} \mathrm{C}$ |  |  | - | 3.638 | - |  |
| Temp sensor voltage | $25^{\circ} \mathrm{C}$ | D | $\mathrm{V}_{\text {TEMP25 }}$ | - | 1.396 | - | V |

1. Typical values assume $\mathrm{V}_{\mathrm{DDA}}=5.0 \mathrm{~V}$, $\mathrm{Temp}=25^{\circ} \mathrm{C}, \mathrm{f}_{\mathrm{ADCK}}=1.0 \mathrm{MHz}$ unless otherwise stated. Typical values are for reference only and are not tested in production.
2. Includes quantization
3. $1 \mathrm{LSB}=\left(\mathrm{V}_{\text {REFH }}-\mathrm{V}_{\text {REFL }}\right) / 2^{\mathrm{N}}$
4. $\mathrm{V}_{\mathrm{ADIN}}=\mathrm{V}_{\mathrm{SSA}}$
5. $\quad \mathrm{V}_{\mathrm{ADIN}}=\mathrm{V}_{\mathrm{DDA}}$
6. $I_{\text {In }}=$ leakage current (refer to DC characteristics)

### 6.4.2 Analog comparator (ACMP) electricals

Table 15. Comparator electrical specifications

| $\mathbf{C}$ | Characteristic | Symbol | Min | Typical | Max | Unit |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| D | Supply voltage | $\mathrm{V}_{\text {DDA }}$ | 2.7 | - | 5.5 | V |
| T | Supply current (Operation mode) | $\mathrm{I}_{\mathrm{DDA}}$ | - | 10 | 20 | $\mu \mathrm{~A}$ |
| D | Analog input voltage | $\mathrm{V}_{\text {AIN }}$ | $\mathrm{V}_{\text {SS }}-0.3$ | - | $\mathrm{V}_{\text {DDA }}$ | V |
| P | Analog input offset voltage | $\mathrm{V}_{\text {AIO }}$ | - | - | 40 | mV |
| C | Analog comparator hysteresis (HYST=0) | $\mathrm{V}_{\mathrm{H}}$ | - | 15 | 20 | mV |
| C | Analog comparator hysteresis (HYST=1) | $\mathrm{V}_{\mathrm{H}}$ | - | 20 | 30 | mV |
| T | Supply current (Off mode) | $\mathrm{I}_{\text {DDAOFF }}$ | - | 60 | - | nA |
| C | Propagation Delay | $\mathrm{t}_{\mathrm{D}}$ | - | 0.4 | 1 | $\mu \mathrm{~s}$ |

### 6.5 Communication interfaces

### 6.5.1 SPI switching specifications

The serial peripheral interface (SPI) provides a synchronous serial bus with master and slave operations. Many of the transfer attributes are programmable. The following tables provide timing characteristics for classic SPI timing modes. See the SPI chapter of the chip's reference manual for information about the modified transfer formats used for communicating with slower peripheral devices. All timing is shown with respect to $20 \%$ $\mathrm{V}_{\mathrm{DD}}$ and $80 \% \mathrm{~V}_{\mathrm{DD}}$, unless noted, and 25 pF load on all SPI pins. All timing assumes slew rate control is disabled and high-drive strength is enabled for SPI output pins.

Table 16. SPI master mode timing

| $\mathbf{N u}$ <br> $\mathbf{m}$. | Symbol | Description | Min. | Max. | Unit | Comment |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{f}_{\text {op }}$ | Frequency of operation | $\mathrm{f}_{\text {Bus }} / 2048$ | $\mathrm{f}_{\text {Bus }} / 2$ | Hz | $\mathrm{f}_{\text {Bus }}$ is the bus <br> clock |
| 2 | $\mathrm{t}_{\text {SPSCK }}$ | SPSCK period | $2 \times \mathrm{t}_{\text {Bus }}$ | $2048 \times \mathrm{t}_{\text {Bus }}$ | ns | $\mathrm{t}_{\text {Bus }}=1 / \mathrm{f}_{\text {Bus }}$ |
| 3 | $\mathrm{t}_{\text {Lead }}$ | Enable lead time | $1 / 2$ | - | $\mathrm{t}_{\text {SPSCK }}$ | - |
| 4 | $\mathrm{t}_{\text {Lag }}$ | Enable lag time | $1 / 2$ | - | $\mathrm{t}_{\text {SPSCK }}$ | - |
| 5 | $\mathrm{t}_{\text {WSPSCK }}$ | Clock (SPSCK) high or low time | $\mathrm{t}_{\text {Bus }}-30$ | $1024 \times \mathrm{t}_{\text {Bus }}$ | ns | - |
| 6 | $\mathrm{t}_{\text {SU }}$ | Data setup time (inputs) | 8 | - | ns | - |
| 7 | $\mathrm{t}_{\text {HI }}$ | Data hold time (inputs) | 8 | - | ns | - |
| 8 | $\mathrm{t}_{\mathrm{v}}$ | Data valid (after SPSCK edge) | - | 25 | ns | - |
| 9 | $\mathrm{t}_{\text {HO }}$ | Data hold time (outputs) | 20 | - | ns | - |
| 10 | $\mathrm{t}_{\mathrm{RI}}$ | Rise time input | - | $\mathrm{t}_{\text {Bus }}-25$ | ns | - |

Table continues on the next page...

Sub-Family Data Sheet, Rev3, 5/2014.

Peripheral operating requirements and behaviors
Table 16. SPI master mode timing (continued)

| Nu <br> $\mathbf{m}$. | Symbol | Description | Min. | Max. | Unit | Comment |
| :---: | :---: | :--- | :---: | :---: | :---: | :---: |
|  | $\mathrm{t}_{\mathrm{FI}}$ | Fall time input |  |  |  |  |
| 11 | $\mathrm{t}_{\mathrm{RO}}$ | Rise time output | - | 25 | ns | - |
|  | $\mathrm{t}_{\mathrm{FO}}$ | Fall time output |  |  |  |  |



Figure 17. SPI master mode timing (CPHA=0)

1.If configured as output
2. $\operatorname{LSBF}=0$. For LSBF $=1$, bit order is LSB, bit $1, \ldots$, bit 6, MSB.

Figure 18. SPI master mode timing (CPHA=1)

Sub-Family Data Sheet, Rev3, 5/2014.

Table 17. SPI slave mode timing

| Nu m. | Symbol | Description | Min. | Max. | Unit | Comment |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | $\mathrm{f}_{\mathrm{op}}$ | Frequency of operation | 0 | $\mathrm{f}_{\text {Bus }} / 4$ | Hz | $\mathrm{f}_{\text {Bus }}$ is the bus clock as defined in Control timing. |
| 2 | $\mathrm{t}_{\text {SPSCK }}$ | SPSCK period | $4 \times t_{\text {Bus }}$ | - | ns | $t_{\text {Bus }}=1 / \mathrm{f}_{\text {Bus }}$ |
| 3 | $\mathrm{t}_{\text {Lead }}$ | Enable lead time | 1 | - | $t_{\text {Bus }}$ | - |
| 4 | $t_{\text {Lag }}$ | Enable lag time | 1 | - | $t_{\text {Bus }}$ | - |
| 5 | twspsck | Clock (SPSCK) high or low time | $t_{\text {Bus }}-30$ | - | ns | - |
| 6 | $\mathrm{t}_{\text {SU }}$ | Data setup time (inputs) | 15 | - | ns | - |
| 7 | $\mathrm{t}_{\mathrm{HI}}$ | Data hold time (inputs) | 25 | - | ns | - |
| 8 | $\mathrm{t}_{\mathrm{a}}$ | Slave access time | - | $\mathrm{t}_{\text {Bus }}$ | ns | Time to data active from high-impedance state |
| 9 | $\mathrm{t}_{\text {dis }}$ | Slave MISO disable time | - | $\mathrm{t}_{\text {Bus }}$ | ns | Hold time to highimpedance state |
| 10 | $\mathrm{t}_{\mathrm{v}}$ | Data valid (after SPSCK edge) | - | 25 | ns | - |
| 11 | $\mathrm{t}_{\mathrm{HO}}$ | Data hold time (outputs) | 0 | - | ns | - |
| 12 | $\mathrm{t}_{\mathrm{RI}}$ | Rise time input | - | $\mathrm{t}_{\text {Bus }}-25$ | ns | - |
|  | $\mathrm{t}_{\mathrm{FI}}$ | Fall time input |  |  |  |  |
| 13 | $\mathrm{t}_{\mathrm{RO}}$ | Rise time output | - | 25 | ns | - |
|  | $\mathrm{t}_{\mathrm{FO}}$ | Fall time output |  |  |  |  |



NOTE: Not defined
Figure 19. SPI slave mode timing $(\mathrm{CPHA}=0)$

Sub-Family Data Sheet, Rev3, 5/2014.


NOTE: Not defined
Figure 20. SPI slave mode timing (CPHA=1)

## 7 Dimensions

### 7.1 Obtaining package dimensions

Package dimensions are provided in package drawings.
To find a package drawing, go to freescale.com and perform a keyword search for the drawing's document number:

| If you want the drawing for this package | Then use this document number |
| :---: | :---: |
| $44-$ pin LQFP | $98 A S S 23225 \mathrm{~W}$ |
| $64-$ pin QFP | $98 \mathrm{ASB42844B}$ |
| $64-$ pin LQFP | $98 A S S 23234 \mathrm{~W}$ |
| $80-$ pin LQFP | $98 A S S 23237 \mathrm{~W}$ |

## 8 Pinout

### 8.1 Signal multiplexing and pin assignments

The following table shows the signals available on each pin and the locations of these pins on the devices supported by this document. The Port Control Module is responsible for selecting which ALT functionality is available on each pin.

## NOTE

VSS and VSSA are internally connected.
VREFH and VDDA are internally connected in 64-pin packages.

PTB4, PTB5, PTD0, PTD1, PTE0, PTE1, PTH0, and PTH1 are high-current drive pins when operated as output.

PTA2 and PTA3 are true open-drain pins when operated as output.

| $\begin{gathered} 80 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} \hline 64 \\ \text { LQFP } \\ \text { IQFP } \end{gathered}$ | $\begin{gathered} 44 \\ \text { LQFP } \end{gathered}$ | Pin Name | Default | ALTO | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 1 | 1 | PTD1 | DISABLED | PTD1 | KB1O_P25 | FTM2_CH3 | SP11_MOSI |  |  |  |  |
| 2 | 2 | 2 | PTDO | DISABLED | PTDO | KBIO_P24 | FTM2_CH2 | SPl1_SCK |  |  |  |  |
| 3 | 3 | - | PTH7 | DISABLED | PTH7 | KB11_P31 | PWT_N1 |  |  |  |  |  |
| 4 | 4 | - | PTH6 | DISABLED | PTH6 | KB1_P30 |  |  |  |  |  |  |
| 5 | - | - | PTH5 | DISABLED | PTH5 | KB11_P29 |  |  |  |  |  |  |
| 6 | 5 | 3 | PTE7 | DISABLED | PTE7 | KB11_P7 | TCLK2 |  | FTM1_CH1 |  |  |  |
| 7 | 6 | 4 | PTH2 | DISABLED | PTH2 | KB11_P26 | BUSOUT |  | FTM1_CHO |  |  |  |
| 8 | 7 | 5 | VDD | VDD |  |  |  |  |  |  | VDD |  |
| 9 | 8 | 6 | VDDA | VDDA |  |  |  |  |  | VREFH | VDDA |  |
| 10 | - | - | VREFH | VREFH |  |  |  |  |  |  | VREFH |  |
| 11 | 9 | 7 | VREFL | VREFL |  |  |  |  |  |  | VREFL |  |
| 12 | 10 | 8 | $\begin{aligned} & \hline \text { VSS/ } \\ & \text { VSSA } \end{aligned}$ | $\begin{array}{\|l\|} \hline \text { VSS/ } \\ \text { VSSA } \end{array}$ |  |  |  |  |  | VSSA | VSS |  |
| 13 | 11 | 9 | PTB7 | EXTAL | PTB7 | KB10 P15 | 12CO_SCL |  |  |  | EXTAL |  |
| 14 | 12 | 10 | PTB6 | XTAL | PTB6 | KB1O_P14 | 12CO_SDA |  |  |  | XTAL |  |
| 15 | 13 | 11 | PT14 | DISABLED | PT14 |  | IRQ |  |  |  |  |  |
| 16 | - | - | PTI1 | DISABLED | PTII |  | IRQ | UART2_TX |  |  |  |  |
| 17 | - | - | PTIO | DISABLED | PTIO |  | IRQ | UART2_RX |  |  |  |  |
| 18 | 14 | - | PTH1 | DISABLED | PTH1 | KB11_P25 | FTM2_CH1 |  |  |  |  |  |

Sub-Family Data Sheet, Rev3, 5/2014.

Pinout

| $\begin{gathered} 80 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} \hline 64 \\ \text { LQFP } \\ \text { IQFP } \end{gathered}$ | $\begin{gathered} 44 \\ \text { LQFP } \end{gathered}$ | Pin Name | Default | ALTO | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 19 | 15 | - | PTHO | DISABLED | PTH0 | KB11_P24 | FTM2_CHO |  |  |  |  |  |
| 20 | 16 | - | PTE6 | DISABLED | PTE6 | KB11_P6 |  |  |  |  |  |  |
| 21 | 17 | - | PTE5 | DISABLED | PTE5 | KB11_P5 |  |  |  |  |  |  |
| 22 | 18 | 12 | PTB5 | DISABLED | PTB5 | KB10_P13 | FTM2_CH5 | SPIO_PCS | ACMP1_OUT |  |  |  |
| 23 | 19 | 13 | PTB4 | NMI_b | PTB4 | KB1O_P12 | FTM2_CH4 | SPIO_MISO | ACMP1_IN2 | NMI_b |  |  |
| 24 | 20 | 14 | PTC3 | ADCO_SE11 | PTC3 | KB10_P19 | FTM2_CH3 |  | ADCO_SE11 |  |  |  |
| 25 | 21 | 15 | PTC2 | ADCO_SE10 | PTC2 | KB10_P18 | FTM2_CH2 |  | ADCO_SE10 |  |  |  |
| 26 | 22 | 16 | PTD7 | DISABLED | PTD7 | KB10_P31 | UART2TX |  |  |  |  |  |
| 27 | 23 | 17 | PTD6 | DISABLED | PTD6 | KBIO_P30 | UART2_RX |  |  |  |  |  |
| 28 | 24 | 18 | PTD5 | DISABLED | PTD5 | KB1O_P29 | PWT_INO |  |  |  |  |  |
| 29 | - | - | PT16 | DISABLED | PT16 | IRQ |  |  |  |  |  |  |
| 30 | - | - | PT15 | DISABLED | PTI5 | IRQ |  |  |  |  |  |  |
| 31 | 25 | 19 | PTC1 | ADCO_SE9 | PTC1 | KB10_P17 | FTM2_CH1 |  | ADCO_SE9 |  |  |  |
| 32 | 26 | 20 | PTCO | ADCO_SE8 | PTCO | KB10_P16 | FTM2_CHO |  | ADCO_SE8 |  |  |  |
| 33 | - | - | PTH4 | DISABLED | PTH4 | KB11_P28 | 12C1_SCL |  |  |  |  |  |
| 34 | - | - | PTH3 | DISABLED | PTH3 | KB11_P27 | I2C1_SDA |  |  |  |  |  |
| 35 | 27 | - | PTF7 | ADCO_SE15 | PTF7 | KB11_P15 |  |  | ADCO_SE15 |  |  |  |
| 36 | 28 | - | PTF6 | ADCO_SE14 | PTF6 | KB11_P14 |  |  | ADCO_SE14 |  |  |  |
| 37 | 29 | - | PTF5 | ADCO_SE13 | PTF5 | KB1_P13 |  |  | ADCO_SE13 |  |  |  |
| 38 | 30 | - | PTF4 | ADCO_SE12 | PTF4 | KB11_P12 |  |  | ADCO_SE12 |  |  |  |
| 39 | 31 | 21 | PTB3 | ADCO_SE7 | PTB3 | KB10_P11 | SPIO_MOSI | FTMO_CH1 | ADCO_SE7 |  |  |  |
| 40 | 32 | 22 | PTB2 | ADCO_SE6 | PTB2 | KB10_P10 | SPIO_SCK | FTMO_CHO | ADCO_SE6 |  |  |  |
| 41 | 33 | 23 | PTB1 | ADCO_SE5 | PTB1 | KBIO_P9 | UARTO_TX |  | ADCO_SE5 |  |  |  |
| 42 | 34 | 24 | PTBO | ADCO_SE4 | PTBO | KB10_P8 | UARTO_RX | PWT_IN1 | ADCO_SE4 |  |  |  |
| 43 | 35 | - | PTF3 | DISABLED | PTF3 | KB11_P11 | UART1_TX |  |  |  |  |  |
| 44 | 36 | - | PTF2 | DISABLED | PTF2 | KB1_P10 | UART1_RX |  |  |  |  |  |
| 45 | 37 | 25 | PTA7 | ADCO_SE3 | PTA7 | KB10_P7 | FTM2_FLT2 | ACMP1_IN1 | ADCO_SE3 |  |  |  |
| 46 | 38 | 26 | PTA6 | ADCO_SE2 | PTA6 | KB10_P6 | FTM2_FLT1 | ACMP1_INO | ADCO_SE2 |  |  |  |
| 47 | 39 | - | PTE4 | DISABLED | PTE4 | KB11_P4 |  |  |  |  |  |  |
| 48 | 40 | 27 | VSS | VSS |  |  |  |  |  |  | VSS |  |
| 49 | 41 | 28 | VDD | VDD |  |  |  |  |  |  | VDD |  |
| 50 | - | - | PTG7 | DISABLED | PTG7 | KB1_P23 | FTM2_CH5 | SP11_PCS |  |  |  |  |
| 51 | - | - | PTG6 | DISABLED | PTG6 | KB1_P22 | FTM2_CH4 | SPIT_MISO |  |  |  |  |
| 52 | - | - | PTG5 | DISABLED | PTG5 | KB1_P21 | FTM2_CH3 | SPIT_MOSI |  |  |  |  |
| 53 | - | - | PTG4 | DISABLED | PTG4 | KB1_P20 | FTM2_CH2 | SPI_SCK |  |  |  |  |
| 54 | 42 | - | PTF1 | DISABLED | PTF1 | KB11_P9 | FTM2_CH1 |  |  |  |  |  |
| 55 | 43 | - | PTFO | DISABLED | PTFO | KB11_P8 | FTM2_CHO |  |  |  |  |  |
| 56 | 44 | 29 | PTD4 | DISABLED | PTD4 | KB10_P28 |  |  |  |  |  |  |
| 57 | 45 | 30 | PTD3 | DISABLED | PTD3 | KB10_P27 | SP1_PCS |  |  |  |  |  |
| 58 | 46 | 31 | PTD2 | DISABLED | PTD2 | KB10_P26 | SPIT_MISO |  |  |  |  |  |

Sub-Family Data Sheet, Rev3, 5/2014.

| $\begin{gathered} 80 \\ \text { LQFP } \end{gathered}$ | $\begin{gathered} \hline 64 \\ \text { LQFP } \\ \text { IQFP } \end{gathered}$ | $\begin{gathered} 44 \\ \text { LQFP } \end{gathered}$ | Pin Name | Default | ALTO | ALT1 | ALT2 | ALT3 | ALT4 | ALT5 | ALT6 | ALT7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 59 | 47 | 32 | PTA3 | DISABLED | PTA3 | KBIO_P3 | UARTO_TX | 12CO_SCL |  |  |  |  |
| 60 | 48 | 33 | PTA2 | DISABLED | PTA2 | KBIO_P2 | UARTO_RX | 12CO_SDA |  |  |  |  |
| 61 | 49 | 34 | PTA1 | ADCO_SE1 | PTA1 | KBIO_P1 | FTMO_CH1 | 12 CO 4WSDAOUT | ACMPO_IN1 | ADCO_SE1 |  |  |
| 62 | 50 | 35 | PTAO | ADCO_SEO | PTAO | KBIO_PO | FTMO_CHO | 12 CO 4WSCLOUT | ACMPO_INO | ADCO_SEO |  |  |
| 63 | 51 | 36 | PTC7 | DISABLED | PTC7 | KB1O_P23 | UART1_TX |  |  |  |  |  |
| 64 | 52 | 37 | PTC6 | DISABLED | PTC6 | KB1O_P22 | UART1_RX |  |  |  |  |  |
| 65 | - | - | PT13 | DISABLED | PT13 | IRQ |  |  |  |  |  |  |
| 66 | - | - | PT12 | DISABLED | PT12 | IRQ |  |  |  |  |  |  |
| 67 | 53 | - | PTE3 | DISABLED | PTE3 | KBl1_P3 | SPIO_PCS |  |  |  |  |  |
| 68 | 54 | 38 | PTE2 | DISABLED | PTE2 | KB11_P2 | SPIO_MISO | PWT_INO |  |  |  |  |
| 69 | - | - | VSS | VSS |  |  |  |  |  |  | VSS |  |
| 70 | - | - | VDD | VDD |  |  |  |  |  |  | VDD |  |
| 71 | 55 | - | PTG3 | DISABLED | PTG3 | KB11_P19 |  |  |  |  |  |  |
| 72 | 56 | - | PTG2 | DISABLED | PTG2 | KB11_P18 |  |  |  |  |  |  |
| 73 | 57 | - | PTG1 | DISABLED | PTG1 | KB11_P17 |  |  |  |  |  |  |
| 74 | 58 | - | PTGO | DISABLED | PTGO | KB11_P16 |  |  |  |  |  |  |
| 75 | 59 | 39 | PTE1 | DISABLED | PTE1 | KB11_P1 | SPIO_MOSI |  | 12C1_SCL |  |  |  |
| 76 | 60 | 40 | PTEO | DISABLED | PTEO | KBI_PO | SPIO_SCK | TCLK1 | I2C1_SDA |  |  |  |
| 77 | 61 | 41 | PTC5 | DISABLED | PTC5 | KB1O_P21 |  | FTM1_CH1 |  | RTC_CLKOUT |  |  |
| 78 | 62 | 42 | PTC4 | SWD_CLK | PTC4 | KB1O_P20 | RTC_CLKOUT | FTM1_CHO | ACMPO_IN2 | SWD_CLK |  |  |
| 79 | 63 | 43 | PTA5 | RESET_b | PTA5 | KBIO_P5 | IRQ | TCLKO | RESET_b |  |  |  |
| 80 | 64 | 44 | PTA4 | SWD_DIO | PTA4 | KBIO_P4 |  | ACMPO_OUT | SWD_DIO |  |  |  |

### 8.2 Device pin assignment

Sub-Family Data Sheet, Rev3, 5/2014.


Figure 21. 80-pin LQFP package


Figure 22. 64-pin QFP/LQFP packages


Figure 23. 44-pin LQFP package

## 9 Revision history

The following table provides a revision history for this document.
Table 18. Revision history

| Rev. No. | Date | Substantial Changes |
| :---: | :---: | :--- |
| 2 | $3 / 2014$ | Initial public release. |

Table continues on the next page...

## Table 18. Revision history (continued)

| Rev. No. | Date | Substantial Changes |
| :---: | :---: | :---: |
| 3 | 5/2014 | - Updated the Max. of $\mathrm{SI}_{\mathrm{DD}}$. <br> - Updated footnote to the $\mathrm{V}_{\mathrm{OH}}$. <br> - Corrected Unit in the FTM input timing table. |

# How to Reach Us: 

## Home Page:

freescale.com
Web Support:
freescale.com/support

Information in this document is provided solely to enable system and software implementers to use Freescale products. There are no express or implied copyright licenses granted hereunder to design or fabricate any integrated circuits based on the information in this document. Freescale reserves the right to make changes without further notice to any products herein.

Freescale makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Freescale assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation consequential or incidental damages. "Typical" parameters that may be provided in Freescale data sheets and/or specifications can and do vary in different applications, and actual performance may vary over time. All operating parameters, including "typicals," must be validated for each customer application by customer's technical experts. Freescale does not convey any license under its patent rights nor the rights of others. Freescale sells products pursuant to standard terms and conditions of sale, which can be found at the following address: freescale.com/SalesTermsandConditions.
Freescale, the Freescale logo, and Kinetis are trademarks of Freescale Semiconductor, Inc., Reg. U.S. Pat. \& Tm. Off. All other product or service names are the property of their respective owners. ARM and Cortex-M0+ are the registered trademarks of ARM Limited.
©2013-2014 Freescale Semiconductor, Inc.

