Advanced Micro Devices

PAL20R8 Family

24-Pin TTL Programmable Array Logic

DISTINCTIVE CHARACTERISTICS

- 5-ns propagation delay
- Popular 24-pin architectures: 20L8, 20R8, 20R6, 20R4
- Programmable replacement for high-speed TTL logic
- **■** Power-up reset for initialization
- Extensive third-party software and programmer support through FusionPLD partners
- 24-pin SKINNYDIP® and 28-pin PLCC packages save space

GENERAL DESCRIPTION

The PAL20R8 Family (PAL20L8, PAL20R8, PAL20R6, PAL20R4) includes the PAL20R8-5 Series which is ideal for high-performance applications. The PAL20R8 Family is provided in the standard 24-pin DIP and 28-pin PLCC pinouts.

The devices provide user programmable logic for replacing conventional SSI/LSI gates and flip-flops at a reduced chip cost.

The family allows the systems engineer to implement the design on-chip, by opening fuse links to configure AND and OR gates within the device, according to the desired logic function. Complex interconnections between gates, which previously required time-consuming layout, are lifted from the PC board and placed on silicon, where they can be easily modified during prototyping or production.

The PAL device implements the familiar Boolean logic transfer function, the sum of products. The PAL device is a programmable AND array driving a fixed OR array. The AND array is programmed to create custom product terms, while the OR array sums selected terms at the outputs.

In addition, the PAL device provides the following options:

- Variable input/output pin ratio
- Programmable three-state outputs
- Registers with feedback

Product terms with all connections opened assume the logical HIGH state; product terms connected to both true and complement of any single input assume the logical LOW state. Registers consist of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock. Unused input pins should be tied to Vcc or GND.

AMD's FusionPLD program allows PAL20R8 Family designs to be implemented using a wide variety of popular industry-standard design tools. By working closely with the FusionPLD partners, AMD certifies that the tools provide accurate, quality support. By ensuring that third-party tools are available, costs are lowered because a designer does not have to buy a complete set of new tools for each device. The FusionPLD program also greatly reduces design time since a designer can use a tool that is already installed and familiar. Please refer to the PLD Software Reference Guide for certified development systems and the Programmer Reference Guide for approved programmers.


PRODUCT SELECTOR GUIDE


Device	Dedicated Inputs	Outputs	Product Terms/Output	Feedback	Enable
PAL20L8	14	6 comb. I/Os 2 comb. Outputs	7 7	I/O -	prog. prog.
PAL20R8	12	8 reg.	8	reg.	pin
PAL20R6	12	6 reg. 2 comb.	8 7	reg. I/O	pin prog.
PAL20R4	12	4 reg. 4 comb.	8 7	reg. I/O	pin prog.

Publication# **16490** Rev. **D** Amendment/**0** Issue Date: **February 1996**


2-128


BLOCK DIAGRAMS





BLOCK DIAGRAMS








CONNECTION DIAGRAMS

Top View

SKINNYDIP/FLATPACK



Note: Pin 1 is marked for orientation.

Note	20L8	20R8	20R6	20R4
1	lo	CLK	CLK	CLK
2	l ₁₃	ŌĒ	Œ	<u>OE</u>
3	O ₁	O ₁	I/O ₁	I/O ₁
4	I/O ₂	O ₂	O ₂	I/O ₂
5	I/O ₃	О3	О3	Оз
6	I/O ₄	O ₄	O ₄	O ₄
7	I/O ₅	O ₅	O ₅	O ₅
8	I/O ₆	O ₆	O ₆	O ₆
9	I/O ₇	O ₇	O ₇	I/O ₇
10	О8	O ₈	I/O ₈	I/O ₈

PIN DESIGNATIONS

CLK Clock **GND** Ground Input Т I/O Input/Output NC No Connect


0

OE Output Enable V_{CC} Supply Voltage

Output


PLCC/LCC

JEDEC: Applies to -5, -7, -10, B-2 Series Only



PLCC


Applies to B and A Series Only



16490D-7

LCC

Applies to B and A Series Only






ORDERING INFORMATION

Commercial Products

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Com	binations
PAL20L8-5	
PAL20R8-5	
PAL20R6-5	
PAL20R4-5	PC, JC
PAL20L8-10/2	FC, 3C
PAL20R8-10/2	
PAL20R6-10/2	
PAL20R4-10/2	
PAL20L8-7	
PAL20R8-7	
PAL20R6-7	PC, JC, DC
PAL20R4-7	


Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

ORDERING INFORMATION

Commercial Products (MMI Marking Only)

AMD programmable logic products for commercial applications are available with several ordering options. The order number (Valid Combination) is formed by a combination of:



Valid Combinations					
PAL20L8	B-2	CNS, CFN, CJS			
PAL20R8					
PAL20R6	В, А	CNS, CNL, CJS			
PAL20R4					

Valid Combinations

Valid Combinations lists configurations planned to be supported in volume for this device. Consult the local AMD sales office to confirm availability of specific valid combinations and to check on newly released combinations.

Note: Marked with MMI logo.



FUNCTIONAL DESCRIPTION Standard 24-Pin PAL Family

The standard 24-pin PAL family is comprised of four different devices, including both registered and combinatorial devices. All parts are produced with a fuse link at each input to the AND gate array, and connections may be selectively removed by applying appropriate voltages to the circuit. Using any of a number of development packages, these products can be rapidly programmed to any customized pattern. Extra test words are pre-programmed during manufacturing to ensure extremely high field programming yields, and provide extra test paths to achieve excellent parametric correlation.

Variable Input/Output Pin Ratio

The registered devices have twelve dedicated input lines, and each combinatorial output is an I/O pin. The PAL20L8 has fourteen dedicated input lines, and only six of the eight combinatorial outputs are I/O pins. Buffers for device inputs have complementary outputs to provide user-programmable input signal polarity. Unused input pins should be tied to Vcc or GND.

Programmable Three-State Outputs

Each output has a three-state output buffer with three-state control. On combinatorial outputs, a product term controls the buffer, allowing enable and disable to be a function of any product of device inputs or output feedback. The combinatorial output provides a bidirectional I/O pin, and may be configured as a dedicated input if the buffer is always disabled. On registered outputs, an input pin controls the enabling of the three-state outputs.

Registers with Feedback

Registered outputs are provided for data storage and synchronization. Registers are composed of D-type flip-flops that are loaded on the LOW-to-HIGH transition of the clock input.

Power-Up Reset

All flip-flops power-up to a logic LOW for predictable system initialization. Outputs of the PAL20R8 Family will be HIGH due to the active-low outputs. The $V_{\rm CC}$ rise must be monotonic and the reset delay time is 1000 ns maximum.

Register Preload

The register on the AMD marked 20R8, 20R6, and 20R4 devices can be preloaded from the output pins to facilitate functional testing of complex state machine designs. This feature allows direct loading of arbitrary states, making it unnecessary to cycle through long test vector sequences to reach a desired state. In addition, transitions from illegal states can be verified by loading illegal states and observing proper recovery.

Security Fuse


After programming and verification, a PAL20R8 Family design can be secured by programming the security fuse. Once programmed, this fuse defeats readback of the internal programmed pattern by a device programmer, securing proprietary designs from competitors. When the security fuse is programmed, the array will read as if every fuse is intact.


Quality and Testability


The PAL20R8 Family offers a very high level of built-in quality. Extra programmable fuses provide a means of verifying performance of all AC and DC parameters. In addition, this verifies complete programmability and functionality of the device to provide the highest programming yields and post-programming functional yields in the industry.


Technology

The PAL20R8-5, -7 and 10/2 are fabricated with AMD's oxide isolated process. The array connections are formed with highly reliable PtSi fuses. The PAL20R8B, B-2, and A series are fabricated with AMD's trench-isolated bipolar process. The array connections are formed with proven TiW fuses. These processes reduce parasitic capacitances and minimum geometries to provide higher performance.









ABSOLUTE MAXIMUM RATINGS

Storage Temperature –65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage –1.2 V to V_{CC} + 0.5 V
DC Output or I/O Pin Voltage $-0.5~V$ to V_{CC} + $0.5~V$
Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A) Operating in Free Air 0°C to 75°C

Supply Voltage (Vcc)

with Respect to Ground 4.75 V to 5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	I _{OL} = 24 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min		0.5	٧
VIH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	I _{IN} = -18 mA, V _{CC} = Min		-1.2	V
Іін	Input HIGH Current	V _{IN} = 2.7 V, V _{CC} = Max (Note 2)		25	μΑ
lıL	Input LOW Current	V _{IN} = 0.4 V, V _{CC} = Max (Note 2)		-250	μΑ
lı	Maximum Input Current	V _{IN} = 5.5 V, V _{CC} = Max		1	mA
lozн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max Vin = Vih or Vil (Note 2)		100	μΑ
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max Vin = Vih or Vil (Note 2)		-100	μΑ
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (lout = 0 mA) V _{CC} = Max		210	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. V_{OUT} = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description		Test Conditions		Тур	Unit
CIN	Input Capacitance	CLK, OE	VIN = 2.0 V	Vcc = 5.0 V	8	
		l1 - l12		T _A = +25°C	5	pF
Соит	Output Capacitance		V _{OUT} = 2.0 V	f = 1 MHz	8	

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter De	Parameter Description				Max	Unit
tPD	Input or Feedl	oack to Combinatorial Output		20L8, 20R6, 20R4	1	5	ns
ts	Setup Time from	om Input or Feedback to Cloc	k		4.5		ns
tн	Hold Time				0		ns
tco	Clock to Outp	ut			1	4	ns
tskewr	Skew Betwee	n Registered Outputs (Note 4)			1	ns
tw∟	Clock Width	LOW		20R8, 20R6,	4		ns
twн		HIGH	HIGH		4		ns
	Maximum	External Feedback	1/(ts + tco)		117		MHz
fMAX	Frequency (Notes 5	Internal Feedback (fcnt)	1/(ts + tcF)		125		MHz
	and 6)	No Feedback	1/(twH + twL)	1	125		MHz
tpzx	OE to Output	E to Output Enable			1	6.5	ns
tpxz	OE to Output	OE to Output Disable			1	5	ns
tea	Input to Output Enable Using Product Term Control			20L8, 20R6,	2	6.5	ns
ter	Input to Outpu	ut Disable Using Product Term	Control	20R4	2	5	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums for t_{PD} , t_{CO} , t_{PZX} , t_{EA} and t_{ER} are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
- 4. Skew testing takes into account pattern and switching direction differences between outputs that have equal loading.
- 5. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
- 6. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: $t_{CF} = 1/f_{MAX}$ (internal feedback) t_{S} .

^{1.} These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature –65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage $-1.2~V$ to V_{CC} + $0.5~V$
DC Output or I/O Pin Voltage -0.5 V to V _{CC} + 0.5 V
Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices Ambient Temperature (T_A)

Operating in Free Air 0°C to +75°C

Supply Voltage (Vcc)

With Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I _{OH} = -3.2 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min	2.4		٧
Vol	Output LOW Voltage	I _{OL} = 24 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	I _{IN} = −18 mA, V _{CC} = Min		-1.2	٧
Іін	Input HIGH Current	V _{IN} = 2.7 V, V _{CC} = Max (Note 2)		25	μΑ
I⊩	Input LOW Current	V _{IN} = 0.4 V, V _{CC} = Max (Note 2)		-250	μΑ
lı .	Maximum Input Current	V _{IN} = 5.5 V, V _{CC} = Max		1	mA
lozн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		-100	μА
Isc	Output Short-Circuit Current	V _{OUT} = 0.5 V, V _{CC} = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (louT = 0 mA) V _{CC} = Max		210	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.



CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V	7	
Соит	Output Capacitance	V _{OUT} = 2.0 V	T _A = +25°C f = 1 MHz	8	pF

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter De	Parameter Description					Max	Unit
tpD	Input or Feedb	oack to	ack to			3	7.5	ns
	Combinatorial	Output 1	1 Output Sv	vitching	20R4	3	7	
ts	Setup Time fro	om Input or Feedb	ack to Cloc	k		7		ns
tн	Hold Time					0		ns
tco	Clock to Outpu	ut				1	6.5	ns
tskew	Skew Betweer	n Registered Outp	Registered Outputs (Note 4)				1	ns
tw∟	Clock Width	LOW	LOW			5		ns
twн		HIGH	HIGH			5		ns
	Maximum	External Feedb	oack	1/(ts + tco)		74		MHz
fMAX	Frequency (Notes 5	Internal Feedba	ack (fcnt)	1/(ts + tcF)		100		MHz
	and 6)	No Feedback		1/(twh + twL)]	100		MHz
tpzx	OE to Output I	Enable				1	8	ns
tpxz	OE to Output I	to Output Disable				1	8	ns
tea	Input to Outpu	t Enable Using Pro	oduct Term	Control	20L8, 20R6,	3	10	ns
ter	Input to Outpu	t Disable Using Pr	roduct Term	ı Control	20R4	3	10	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums for t_{PD} , t_{CO} , t_{PZX} , t_{PXZ} , t_{EA} and t_{ER} are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
- 4. Skew is measured with all outputs switching in the same direction.
- 5. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where the frequency may be affected.
- 6. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: $t_{CF} = 1/f_{MAX}$ (internal feedback) t_{S} .

^{1.} These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.

ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied -55°C to +125°C

Supply Voltage with
Respect to Ground -0.5 V to +7.0 V

DC Input Voltage -0.5 V to Vcc + 0.5 V

DC Output or I/O Pin Voltage -0.5 V to Vcc Max

DC Input Current -30 mA to 5 mA

Static Discharge Voltage 2001 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
Operating in Free Air 0°C to +75°C
Supply Voltage (V_{CC})
with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	IOH = -3.2 mA VIN = VIH or VIL VCC = Min	2.4		٧
Vol	Output LOW Voltage	IoL = 24 mA VIN = VIH or VIL VCC = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
Vı	Input Clamp Voltage	I _{IN} = -18 mA, V _{CC} = Min		-1.5	٧
Іін	Input HIGH Current	V _{IN} = 2.4 V, V _{CC} = Max (Note 2)		25	μΑ
IIL	Input LOW Current	V _{IN} = 0.4 V, V _{CC} = Max (Note 2)		-250	μΑ
lı	Maximum Input Current	V _{IN} = 5.5 V, V _{CC} = Max		100	μΑ
lozн	Off-State Output Leakage Current HIGH	Vout = 2.4 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA) V _{CC} = Max		210	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5 V$ has been chosen to avoid test problems caused by tester ground degradation.



CAPACITANCE (Note 1)

Parameter Symbol	Parameter Description	Test Conditions		Тур	Unit
CIN	Input Capacitance	V _{IN} = 2.0 V	V _{CC} = 5.0 V	7	
Соит	Output Capacitance	Vout = 2.0 V	T _A = 25°C f = 1 MHz	8	pF

Note:

SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 2)

Parameter Symbol	Parameter De	escription			Min (Note 3)	Max	Unit
tPD	Input or Feedb	pack to Combinatorial Output		20L8, 20R6,			
				20R4	3	10	ns
ts	Setup Time fro	om Input or Feedback to Clo	ck		10		ns
tн	Hold Time]	0		ns
tco	Clock to Outpu	ut			3	8	ns
tw∟	Clock Width	LOW	LOW		7		ns
twн	Clock Width	HIGH	HIGH		7		ns
	Maximum	External Feedback	1/(ts + tco)]	55.5		MHz
fmax	Frequency (Notes 4	Internal Feedback (fcnt)	1/(ts + tcF)	1	58.8		MHz
	and 5)	No Feedback	1/(tw+ + twL)]	71.4		MHz
tpzx	OE to Output I	Enable]	2	10	ns
tpxz	OE to Output I	Disable		1	2	10	ns
tEA	Input to Outpu	t Enable Using Product Tern	n Control	20L8, 20R6,	3	10	ns
ter	Input to Outpu	t Disable Using Product Terr	n Control	20R4	3	10	ns

- 2. See Switching Test Circuit for test conditions.
- 3. Output delay minimums for t_{PD}, t_{CO}, t_{PZX}, t_{EA} and t_{ER} are defined under best case conditions. Future process improvements may alter these values; therefore, minimum values are recommended for simulation purposes only.
- 4. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where the frequency may be affected.
- 5. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: $t_{CF} = 1/f_{MAX}$ (internal feedback) $-t_{S}$.

^{1.} These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where capacitance may be affected.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied -55°C to +125°C

Supply Voltage with
Respect to Ground -0.5 V to +7.0 V

DC Input Voltage -1.5 V to Vcc + 0.5 V

DC Output or I/O
Pin Voltage -0.5 V to Vcc + 0.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I _{OH} = -3.2 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min	2.4		٧
Vol	Output LOW Voltage	I _{OL} = 24 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	I _{IN} = -18 mA, V _{CC} = Min		-1.5	٧
Іін	Input HIGH Current	V _{IN} = 2.7 V, V _{CC} = Max (Note 2)		25	μΑ
l⊩	Input LOW Current	V _{IN} = 0.4 V, V _{CC} = Max (Note 2)		-250	μΑ
l _I	Maximum Input Current	V _{IN} = 5.5 V, V _{CC} = Max		100	μΑ
lozн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max Vin = Vih or Vil (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max Vin = Vih or Vil (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (louT = 0 mA) V _{CC} = Max		210	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of IIL and IOZL (or IIH and IOZH).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5 V$ has been chosen to avoid test problems caused by tester ground degradation.



SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter Symbol	Parameter Desc	cription		Min	Max	Unit	
tPD	Input or Feedbac	ck to Combinatorial Outpu	t	20L8, 20R6,		15	ns
ts	Setup Time from	Input or Feedback to Clo		15		ns	
tн	Hold Time				0		ns
tco	Clock to Output	or Feedback		20R8, 20R6,		12	ns
tw∟	Clock Width	LOW		20R4	10		ns
twн		HIGH			12		ns
£	Maximum	External Feedback	1/(ts + tco)		37		MHz
fmax	Frequency (Note 2)	No Feedback	1/(twH + twL)		45		MHz
tpzx	OE to Output En	able				15	ns
tpxz	OE to Output Dis	sable	ole			12	ns
tea	Input to Output E	Enable Using Product Terr	n Control	20L8, 20R6,		18	ns
ter	Input to Output D	Disable Using Product Ter	m Control	20R4		15	ns

^{1.} See Switching Test Circuit for test conditions.

^{2.} These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.



ABSOLUTE MAXIMUM RATINGS

Storage Temperature –65°C to +150°C
Ambient Temperature with Power Applied
Supply Voltage with Respect to Ground0.5 V to +7.0 V
DC Input Voltage -1.5 V to V _{CC} + 0.5 V
DC Output or I/O Pin Voltage

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)
Operating in Free Air 0°C to +75°C
Supply Voltage (V_{CC})

Operating ranges define those limits between which the functionality of the device is guaranteed.

with Respect to Ground +4.75 V to +5.25 V

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I _{OH} = -3.2 mA	2.4		V
Vol	Output LOW Voltage	I _{OL} = 24 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		V
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	V
Vı	Input Clamp Voltage	I _{IN} = -18 mA, V _{CC} = Min		-1.5	٧
Іін	Input HIGH Current	V _{IN} = 2.7 V, V _{CC} = Max (Note 2)		25	μΑ
I⊫	Input LOW Current	V _{IN} = 0.4 V, V _{CC} = Max (Note 2)		-250	μА
lı	Maximum Input Current	V _{IN} = 5.5 V, V _{CC} = Max		100	μΑ
lozн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max Vin = Vih or Vil (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max Vin = Vih or Vil (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vour = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (I _{OUT} = 0 mA) V _{CC} = Max		105	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. $V_{OUT} = 0.5 \text{ V}$ has been chosen to avoid test problems caused by tester ground degradation.



SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter Symbol	Parameter De	escription			Min	Max	Unit
tpD	Input or Feedb	eack to Combinatorial Output	ck to Combinatorial Output			25	ns
				20R4			
ts	Setup Time fro	om Input or Feedback to Cloc		25		ns	
tн	Hold Time				0		ns
tco	Clock to Outpu	ut		20R8, 20R6,		15	ns
tw∟	Clock Width	LOW		20R4	15		ns
twн		HIGH			15		ns
	Maximum	External Feedback	1/(ts + tco)		25		MHz
fMAX	Frequency (Notes 3	Internal Feedback (fcnt)	1/(ts + tcF)		28.5		MHz
	and 4)	No Feedback	1/(twH + twL)		33.3		MHz
tpzx	OE to Output E	Enable				20	ns
tpxz	OE to Output [Disable	sable			20	ns
tea	Input to Outpu	t Enable Using Product Term	Control	20L8, 20R6,		25	ns
ter	Input to Outpu	t Disable Using Product Tern	n Control	20R4		25	ns

- 1. See Switching Test Circuit for test conditions.
- 2. Calculated from measured fMAX internal.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 4. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: $t_{CF} = 1/f_{MAX}$ (internal feedback) t_{S} .



ABSOLUTE MAXIMUM RATINGS

Storage Temperature -65°C to +150°C

Ambient Temperature with
Power Applied -55°C to +125°C

Supply Voltage with
Respect to Ground -0.5 V to +7.0 V

DC Input Voltage -1.5 V to Vcc + 0.5 V

DC Output or I/O
Pin Voltage -0.5 V to Vcc + 0.5 V

Stresses above those listed under Absolute Maximum Ratings may cause permanent device failure. Functionality at or above these limits is not implied. Exposure to Absolute Maximum Ratings for extended periods may affect device reliability. Programming conditions may differ.

OPERATING RANGES

Commercial (C) Devices

Ambient Temperature (T_A)

Operating in Free Air 0°C to +75°C

Supply Voltage (Vcc)

with Respect to Ground +4.75 V to +5.25 V

Operating ranges define those limits between which the functionality of the device is guaranteed.

DC CHARACTERISTICS over COMMERCIAL operating ranges unless otherwise specified

Parameter Symbol	Parameter Description	Test Conditions	Min	Max	Unit
Vон	Output HIGH Voltage	I _{OH} = -3.2 mA V _{IN} = V _{IH} or V _{IL} V _{CC} = Min	2.4		V
VoL	Output LOW Voltage	$I_{OL} = 24 \text{ mA}$ $V_{IN} = V_{IH} \text{ or } V_{IL}$ $V_{CC} = \text{Min}$		0.5	٧
ViH	Input HIGH Voltage	Guaranteed Input Logical HIGH Voltage for all Inputs (Note 1)	2.0		٧
VIL	Input LOW Voltage	Guaranteed Input Logical LOW Voltage for all Inputs (Note 1)		0.8	٧
Vı	Input Clamp Voltage	I _{IN} = -18 mA, V _{CC} = Min		-1.5	V
Іін	Input HIGH Current	V _{IN} = 2.7 V, V _{CC} = Max (Note 2)		25	μΑ
I⊫	Input LOW Current	V _{IN} = 0.4 V, V _{CC} = Max (Note 2)		-250	μΑ
lı	Maximum Input Current	V _{IN} = 5.5 V, V _{CC} = Max		100	μΑ
lozн	Off-State Output Leakage Current HIGH	Vout = 2.7 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		100	μА
lozL	Off-State Output Leakage Current LOW	Vout = 0.4 V, Vcc = Max V _{IN} = V _{IH} or V _{IL} (Note 2)		-100	μА
Isc	Output Short-Circuit Current	Vout = 0.5 V, Vcc = Max (Note 3)	-30	-130	mA
lcc	Supply Current	V _{IN} = 0 V, Outputs Open (louT = 0 mA) V _{CC} = Max		210	mA

- 1. These are absolute values with respect to device ground and all overshoots due to system and/or tester noise are included.
- 2. I/O pin leakage is the worst case of I_{IL} and I_{OZL} (or I_{IH} and I_{OZH}).
- 3. Not more than one output should be tested at a time. Duration of the short-circuit should not exceed one second. Vout = 0.5 V has been chosen to avoid test problems caused by tester ground degradation.





SWITCHING CHARACTERISTICS over COMMERCIAL operating ranges (Note 1)

Parameter Symbol	Parameter De	escription			Min	Max	Unit
tPD	Input or Feedb	pack to Combinatorial Output		20L8, 20R6, 20R4		25	ns
ts	Setup Time fro	om Input or Feedback to Cloc	k		25		ns
tн	Hold Time				0		ns
tco	Clock to Outpu	ut		20R8, 20R6,		15	ns
tw∟	Clock Width	LOW		20R4	15		ns
twн		HIGH			15		ns
	Maximum	External Feedback	1/(ts + tco)		25		MHz
fMAX	Frequency (Notes 3	Internal Feedback (fcnt)	1/(ts + tcF)		28.5		MHz
	and 4)	No Feedback	1/(tw+ + twL)		33		MHz
tpzx	OE to Output I	Enable				20	ns
tpxz	OE to Output I	Disable	sable			20	ns
tea	Input to Outpu	t Enable Using Product Term	Control	20L8, 20R6,		25	ns
ter	Input to Outpu	t Disable Using Product Terr	n Control	20R4		25	ns

- 1. See Switching Test Circuit for test conditions.
- 2. Calculated from measured fMAX internal.
- 3. These parameters are not 100% tested, but are calculated at initial characterization and at any time the design is modified where frequency may be affected.
- 4. t_{CF} is a calculated value and is not guaranteed. t_{CF} can be found using the following equation: $t_{CF} = 1/f_{MAX}$ (internal feedback) t_{S} .


SWITCHING WAVEFORMS







Combinatorial Output


Registered Output








Clock Width




Input to Output Disable/Enable




OE to Output Disable/Enable

- 1. $V_T = 1.5 V$
- 2. Input pulse amplitude 0 V to 3.0 V
- 3. Input rise and fall times 2 ns 3 ns typical

KEY TO SWITCHING WAVEFORMS




SWITCHING TEST CIRCUIT



16490D-19


			Comn	nercial	Milit	ary	Measured
Specification	S ₁	C∟	R₁	R ₂	R₁	R₂	Output Value
tpd, tco	Closed			For -5: 200 Ω			1.5 V
tpzx, tea	$Z \rightarrow H$: Open $Z \rightarrow L$: Closed	50 pF	200 Ω	For rest 390 Ω	390 Ω	750 Ω	1.5 V
tpxz, ter	$H \rightarrow Z$: Open $L \rightarrow Z$: Closed	5 pF					$H \rightarrow Z$: V _{OH} $-$ 0.5 V L \rightarrow Z: V _{OL} $+$ 0.5 V

MEASURED SWITCHING CHARACTERISTICS FOR THE PAL20R8-5



 t_{PD} vs. Number of Outputs Switching $V_{CC}=4.75$ V, $T_A=75$ °C (Note 1)

16490D-20



 t_{PD} vs. Load Capacitance V_{CC} = 5.0 V, T_A = 25°C

16490D-21


Note:

1. These parameters are not 100% tested, but are evaluated at initial characterization and at any time the design is modified where tpp may be affected.


PAL20R8-5 2-153

CURRENT VS. VOLTAGE (I-V) CHARACTERISTICS FOR THE PAL20R8-5

 $V_{CC}=5.0~V,~T_{A}~=25^{\circ}C$




16490D-22



Output, HIGH


16490D-23



16490D-24

2-154 PAL20R8-5

▶ Plastic Dual In Line (PDIP) Packages




		AMD PACK	AGE TYPE	& LEADCOL	JNT (JEDEC	DRAWING	NUMBER)			
DIMENSION	PD	022	PD	024	PD3024		PDW	PDW024		
CODES	(MS-01	D(C)AA)	(MS-01	1(B)AA)	(MS-01	1(B)AA)	(MO-09	5(A)AG)		
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX		
A	0.140	0.200	0.140	0.225	0.140	0.200	0.140	0.200		
b	0.014	0.022	0.014	0.022	0.014	0.022	0.014	0.022		
b1	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065		
С	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015		
D	1.090	1.120	1.240	1.280	1.150	1.270	1.175	1.220		
E1	0.340	0.380	0.520	0.580	0.240	0.280	0.240	0.290		
E	0.390	0.430	0.600	0.625	0.300	0.325	0.300	0.330		
L	0.120	0.160	0.120	0.160	0.120	0.160	0.120	0.160		
е	0.090	0.110	0.090	0.110	0.090	0.110	0.090	0.110		
Q	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060		
S1	0.005	T -	0.005	_	0.005	_	0.005	_		
e _b	0.430	0.500	0.630	0.700	0.330	0.430	0.330	0.430		
$(\alpha_1 - \alpha_2)$	00	10°	00	10°	0°	10°	0°	10°		
(α ₁ , α ₂)	00	15°	00	15°	00	15º	00	15º		
N	2	22	2	4	2	4	2	4		

- 1. All dimensions are in inches.
- 2. A notch, tab, or pin one identification mark shall be located adjacent to the device pin one.
- 3. Lead thickness increases by a maximum of 0.003 inch when a solder lead finish is applied.
- 4. The minimum limit for the "b1" dimension is 0.030 inch in four corner leads for the PD 016, PD3024, PDW024, PD3028, and PDW028 package versions.
- 5. Dimensions "D" and "E1" do not include mold flash or protrusion.
- 6. Dimension "E" is measured from the outside of the leads and 0.015 inch below the plane of the package exit, as defined by the top of the lead.
- 7. Dimension "Q" is measured from the seating plane to the base plane.
- 8. Dimension "L" is measured from the seating plane (or from the lowest point of the lead shoulder width that measures 0.040 inch) to the lead tip.
- 9. The difference between these two dimensions should not exceed seven degrees.
- 10. When standoff has radii, the seating plane location is defined where the lead width equals 0.040 inch.
- 11. PD is AMD's internal designator for a plastic dual-in-line package. PD3 and PDW designate PDIP packages with package widths that differ from the standard width for that pin-count size.

▶ Plastic Leaded Chip Carrier (PLCC) Packages


Square Packages



DIMENSION CODES	AMD PACKAGE TYPE & LEADCOUNT (JEDEC DRAWING NUMBER)													
	PL 020 (MS-018(A)AA)		PL 028, PLH028 (MS-018(A)AB)		PL 044 (MS-018(A)AC)		PL 052 (M0-047(A)AD)		PL 068, PLH068 (MO-047(B)AE)		PL 084, PLH084 (MO-047(B)AF)			
													MIN	MAX
	A	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180	0.165	0.180	
A1	0.090	0.120	0.090	0.120	0.090	0.120	0.090	0.130	0.090	0.130	0.090	0.130		
A2	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083	0.062	0.083		
D, E	0.385	0.395	0.485	0.495	0.685	0.695	0.785	0.795	0.985	0.995	1.185	1.195		
D1, E1	0.350	0.356	0.450	0.456	0.650	0.656	0.750	0.756	0.950	0.956	1.150	1.156		
D2, E2	0.290	0.330	0.390	0.430	0.590	0.630	0.690	0.730	0.890	0.930	1.090	1.130		
D3, E3	0.200 REF		0.300 REF		0.500 REF		0.600 REF		0.800 REF		1.000 REF			
С	0.009	0.015	0.009	0.015	0.009	0.015	0.009	0.015	0.007	0.013	0.007	0.013		

- 1. All dimensions are in inches.
- 2. Dimensions "D" and "E" are measured from the outermost point.
- 3. Dimensions "D1" and "E1" do not include corner mold flash. Allowable corner mold flash is 0.010 inch.
- 4. Dimensions "A, A1, D2, and E2" are measured from the points of contact to the base plane.
- 5. Lead spacing as measured from the center-line to the center-line shall be within ± 0.005 inch.
- 6. J-bend lead tips should be located inside the "pockets."
- 7. Lead coplanarity shall be within 0.004 inch as measured from the seating plane.
- 8. Lead tweeze shall be within 0.0045 inch on each side as measured from a vertical flat plane.
- 9. The lead pocket may be rectangular (as shown) or oval. If the corner lead pockets are connected, then 0.005-inch minimum lead spacing is required.
- 10. PL is AMD's internal abbreviation for a PLCC. PLH refers to one that has been thermally enhanced with an embedded heat spreader.

► Ceramic Dual In Line (CDIP) Packages



(see table of dimensions on next page)

► Ceramic Dual In Line (CDIP) Packages

DIMENSION CODES	AMD PACKAGE TYPE & LEADCOUNT													
	CD4 022		CD3 024		CD4 024		CD 024		CDE 024		CD4 028		CD028	
	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX	MIN	MAX
Α	0.160	0.220	0.140	0.200	0.160	0.220	0.160	0.220	0.140	0.200	0.160	0.220	0.160	0.220
b	0.014	0.026	0.014	0.026	0.014	0.026	0.014	0.026	0.014	0.026	0.014	0.026	0.014	0.026
b1	0.014	0.023	0.014	0.023	0.014	0.023	0.014	0.023	0.014	0.023	0.014	0.023	0.014	0.023
b2	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065	0.045	0.065
b3	0.023	0.045	0.023	0.045	0.023	0.045	0.023	0.045	0.023	0.045	0.023	0.045	0.023	0.045
С	0.008	0.018	0.008	0.018	0.008	0.018	0.008	0.018	0.008	0.018	0.008	0.018	0.008	0.018
C1	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015	0.008	0.015
D	1.055	1.110	1.235	1.280	1.175	1.230	1.235	1.290	1.235	1.280	1.435	1.490	1.435	1.490
E	0.370	0.405	0.280	0.310	0.370	0.405	0.565	0.605	0.280	0.310	0.370	0.405	0.565	0.605
е	0.100 BASIC		0.100 BASIC		0.100 BASIC		0.100 BASIC		0.100 BASIC		0.100 BASIC		0.100 BASIC	
eA	0.400 BASIC		0.300 BASIC		0.400 BASIC		0.600 BASIC		0.300 BASIC		0.400 BASIC		0.600 BASIC	
eA/2	0.200 BASIC		0.150 BASIC		0.200 BASIC		0.300 BASIC		0.150 BASIC		0.200 BASIC		0.300 BASIC	
eb	_	0.500	_	0.400		0.500	_	0.700	_	0.400	_	0.500	_	0.700
L	0.125	0.200	0.125	0.200	0.125	0.200	0.125	0.200	0.125	0.200	0.125	0.200	0.125	0.200
M	-	0.0015	_	0.0015	_	0.0015	_	0.0015	_	0.0015	_	0.0015	_	0.0015
Q	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060	0.015	0.060
\$1	0.005	_	0.005		0.005	_	0.005	_	0.005	_	0.005		0.005	
aaa	_	0.015		0.015	_	0.015		0.015	_	0.015		0.015		0.015
b bb	-	0.030	<u> </u>	0.030		0.030	_	0.030	l –	0.030	_	0.030		0.030
ccc		0.010	_	0.010	_	0.010	_	0.010	_	0.010		0.010	_	0.010
α	940	105°	940	105°	940	105°	940	105°	94°	105°	940	105°	940	105°
N	22		24		24		24		24		28		28	
MIL-STD 1835 Case Outline ¹⁰	D-7		D-9		D-11		D-3		D-9		NL		D-10	

- 1. All dimensions are in inches.
- 2. A notch, tab, or pin-one identification mark shall be located adjacent to pin one within the shaded area.
- 3. Dimensions "D" and "E" allow for off-center lid meniscus and glass overrun.
- 4. Dimensions "A" and "Q" are measured from the seating plane when the component is inserted into a 0.0415-inch minimum or 0.043-inch maximum gauge-hole socket. For the CD4 024-pin package, a 0.026-inch (minimum) to 0.028-inch (maximum) gauge should be used.
- 5. Dimension "L" is measured from the seating plane to the lead tips.
- 6. For dimension "e," each lead spacing shall be located within ± 0.010 inch of its true position.
- 7. This area may be a round, square, or rectangular shaped ultraviolet (UV) glass window in ceramic DIP packages for erasable memory products (designated as CDV).
- 8. Dimension "D" does not include units with bumper tape or clips.
- 9. CD is AMD's internal designator for a ceramic dual-in-line package. CD3 and CD4 indicate that the package width varies from the standard width for that pin-count. CDV means the package cap has a view window. CDE is a CD3 with a view window.
- 10. When "NL" is listed as the MIL-STD 1835 reference, the package is not listed in MIL-STD 1835.